ARMY ELECTRONICS COMMAND FORT MONMOUTH N J
COMPUTER FAMILY ARCHITECTURE SELECTION COMMITTEE FINAL REPORT. --ETC(U)
SEP 77 M BARBACCI, R GORDON, R HOWBRIGG
ECOM-4529
NL AD-A049 483 UNCLASSIFIED 1 DF 3 AD AO49 483 HE BE



Research and Development Technical Report

ECOM - 4529



COMPUTER FAMILY ARCHITECTURE SELECTION COMMITTEE FINAL REPORT, VOLUME IV - ARCHITECTURAL RESEARCH
FACILITY; ISP DESCRIPTION, SIMULATIONS, DATA COLLECTION



Robert Gordon Rosemary Howbrigg Naval Underwater Systems Center

Susan Zuckerman Naval Research Laboratory

Mario Barbacci Daniel Siewiorek Carnegie-Mellon University



September 1977

DISTRIBUTION STATEMENT

Approved for public release; distribution unlimited.

**ECOM** 

US ARMY ELECTRONICS COMMAND FORT MONMOUTH, NEW JERSEY 077.03

# NOTICES

# Disclaimers

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

# Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered) READ INSTRUCTIONS BEFORE COMPLETING PS REPORT DOCUMENTATION PAGE 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NIN BEPORT NUMBER n and development technical rede, Researc 4 ECOM-4529 5. TYPE OF REPORT & PERIOD COVERED 4. TITLE (and Subtitle) Computer Family Architecture Selection Committee Final Report Volume II. Architectural Research Facility; ISP 6. PERFORMING ORG. REPORT NUMBER Description, Simulations, Data Collection. 8. CONTRACT OR GRANT NUMBER(s) Mario Barbacci, And Daniel Sieviorek Hill Robert Gordon, Susan Zuckerman Rosemary Howbrigg (many 10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 9. PERFORMING ORGANITATION NAME AND ADDRESS Center For Tactical Computer Sciences (CENTACS) 117\_62701\_AH92<del>0109</del> DRSEL-NL-BC Fort Monmouth, N.J. 07703 12. REPORT DATE 11. CONTROLLING OFFICE NAME AND ADDRESS (17) September 197 13. NUMBER OF PAGES 217 Pages (12) 14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office) 15. SECURITY CLASS. (6) Unclassified CENTACS DRSEL-NL-BC 15a. DECLASSIFICATION/DOWNGRADING Fort Monmouth, N.J. 07703 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. JAN 31 1978 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, If different from Report) 18. SUPPLEMENTARY NOTES This report consists of a summary and nine (9) volumes. It is the result of joint Army/Navy work. The complete report may be separately published by the Naval Research Laboratories. 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer Family Architecture, ISP Instruction Set Processor ISPL, Instruction Set Processor Language, Register Transfer, ISM. Compiler, Architecture Research Facility. 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This volume describes the process of automatically gathering architectural data from the benchmark programs. Formal descriptions of the candidate architectures were written and run under a simulator. Assembly listings of the benchmark programs were used to generate simulation command files containing absolute code. These command files were then used to initialize the simulated memory. The result of the simulated benchmarks were collected into a data base for postprocessing. Automating the data collection process not only eliminated tedious

and potentially error prone hand calculations, but also provided the means to

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered) 20. gather dynamic program behavior information that would be almost impossible to calculate manually.

# TABLE OF CONTENTS

# SECTION

1. USES OF A FORMAL ISP DESCRIPTION	PAGE
2. WHAT IS ISP	2
a. Architecture vs. Machine Organization b. Implementation Dependencies	2
3. SIMULATOR CHRONOLOGY AND CAPABILITIES	4
a. Chronology b. Capabilities	4
4. THE CANDIDATE ISPS	6
<ul> <li>a. ISP Seminars</li> <li>b. Division of Labor</li> <li>c. Correctness of the ISP Descriptions</li> </ul>	6 6 6
5. DATA COLLECTION	8
<ul> <li>a. Final Debugging</li> <li>b. Preparation of Simulation Benchmarks</li> <li>c. Counter Setting, Dumping, and Data Reduction</li> <li>d. Artificial Labels in the ISP Descriptions</li> </ul>	8 9 10 10
6. THE CANDIDATE ISPS - READING HINTS	11
<ul> <li>a. The ISP Description of the IBM S/360</li> <li>b. The ISP Description of the Interdata 8/32</li> <li>c. The ISP Description of the PDP-11</li> </ul>	11 12 13
7. FUTURE USES OF ARF IN CFA	15
APPENDIX A - The Symbolic Manipulation of Computer Descriptions: ISPL Compiler and Simulator	A-1
APPEADIX B - ISP Descriptions of the IBM S/360, Interdata 8/32, and DEC PDP-11	B-2
APPENDIX C - Sample ISP Simulator Session	B-3

#### 1. USES OF A FORMAL ISP DESCRIPTION

Digital systems can be viewed as a hierarchy of levels: electronic circuit, logic-combinational and sequential, register transfer, programming, PMS (Processor, Memory, Switch), and network. For each of these levels there is a need to be formal, for communication purposes, and to have a representation or language that is convenient to use in the design process, so that concepts can be stated easily and analysis can take place.

ISP (Instruction Set Processor) was first introduced by [Bell and Newell, 1971] as a language for the programming level. Its initial goal was to describe computers in a systematic way and provide the reader with the information required to program the machine, excluding implementation details (e.g., memory speed, data path organization, etc.). Thus ISP can be used to describe a machine's architecture, as it is defined by the Computer Family Architecture (CFA) Selection Committee.

There are several uses of a formal architecture description in ISP. A sampling of some of these uses that are relevant to CFA are listed below:

- a. Simulator. The architecture can be simulated/emulated and used to write and debug benchmark programs. Moreover, depending upon the simulator capabilities, it can be used to develop support and application software, and as a training device.
- b. Architectural Evaluation. The ISP can be "instrumented" so that the relative efficiency of a candidate can be measured as a function of architectural parameters (e.g., the S, M, and R measures used by the Committee and described in Volume III). These architectural parameters are a function of the dynamic behavior of the benchmark programs. Such dynamic behavior is tedious and error prone to calculate by hand. Moreover, in some cases the dynamic behavior of a program may be impossible to model analytically and hence must be measured by instruction traces. Thus an instrumented simulator was the easiest, most accurate method of measuring dynamic program behavior.
- c. Experimentation. Once the ISP is written, only moderate effort is required to make a perturbation to the description. Thus, effects of architectural changes can be debugged, measured, and studied without committing any funds to hardware development.
- d. Procurement. Since the ISP is a concise definition of an architecture, it can be used as the basis of a procurement document for its implementation.
- e. Verification. The ISP simulation of an architecture can be used as a standard to verify the correctness of a hardware implementation of the architecture. This is done by running verification programs on both the ISP simulation and the hardware implementation and comparing results.

Based on its advantages in the evaluation phase and its continued usefullness throughout the CFA project, ISP was selected to describe the three final candidates. Section 2. outlines ISP while Section 3. details the ISP simulator. Writing of the candidate ISPs and the benchmark program data collections are treated in Sections 4. and 5., respectively. Section 6. gives some further details and reading hints on the candidate ISPs. Finally, Section 7. depicts the future role of ISP in CFA. Appendix A is an ISP Compiler and Simulator User's Manual while Appendix B contains the ISPs for the three final candidates. Appendix C contains a sample session in which the simulator is used to execute one of the benchmarks.

#### 2. WHAT IS ISP?

The ISP notation was developed to formalize the information normally given in basic machine manuals and if possible to supplement and eventually replace what are known as "programming reference manuals." Hence the essential requirements were of readability, completeness, flexibility, and brevity.

# a. Architecture vs. Machine Organization

In a hierarchy of computer system descriptions there exists a level, the programming level, in which the basic components are the machine instructions, operations, and the interpretation cycle, all of which are defined in terms of lower level primitives, the so called Register Transfer Level.

The separation between a description and its lower level realization permits the design of "computer families" i.e. multiple realizations (mappings) of the same high level description in which the behavior of a processor is determined by the nature and sequence of its operations. This sequence is given by a set of bits in primary memory (a program) and a set of interpretation rules (a central processor). Thus, if we specify the nature of the operations and the rules of interpretation, the actual behavior of the processor depends on the initial conditions and the particular program. During the execution of a program, some set of bits (an instruction) is read from the main memory into an instruction register located in the central processor. This set of bits then determines the immediately following sequence of operations. After this sequence has occurred, the next instruction to be executed is determined and obtained, and the entire cycle repeats itself. This interpretation cycle is performed by a part of the processor called the interpreter.

Computers are usually described in ISP in terms of the following relatively fixed format:

- (1) Memory Physical components which hold information encoded in data. Among others, we have: Primary-Memory to hold programs and data, Processor-State and General Registers, Console-State to interface the processor with the operator, Input-Gutput-State to interface the processor with external devices.
- (2) Data-Types Which are described in terms of registers which could carry information.
- (3) Data-Operations Defining data transformations that can be carried out in terms of data-types.
- (4) Instruction-Format Specific instances of Data-Types.
- (5) Interpreter The mechanism of the processor which fetches, decodes, and executes the instructions.
- (6) Instruction-Set The definition of the particular instructions that the processor executes.

This modularization of the description allows the designer to divide the processor in conceptually independent units - the actual hardware may or may not be implemented in that way.

## b. Implementation Dependencies

ISP can be viewed as a programming language for certain class of algorithms i.e. Instruction Sets Processors (Architectures). Ideally, a language to describe architectures would not require the specification of any implementation details. Unfortunately, the ISP language does not aid the person writing the architecture description in distinguishing between truly architecture related items and implementation related items. The situation is similar to a common event in programming: A programmer describing an algorithm in a high level language is forced to take into account "implementation" details that are not part of the algorithm, e.g., the word length of the machine in which the program runs (it affects the result of the arithmetic operations). Due to the preciseness of ISP, it is necessary to define actions and registers which are not technically part of the architectural description. The mechanisms for doing functions, such as fetching instructions from memory, are not seen by the programmer. All she or he sees is the execution of an instruction or the trapping of error conditions such as exceeding memory boundaries. The methods for fetching the instruction, determining what it means, and starting the execution are left to the implementor. The only thing that the programmer is aware of is whether or not the instruction executes its given function and how it might fail. A complete and usable ISP description requires more than just the features a programmer would see.

## 3. SIMULATOR CHRONOLOGY AND CAPABILITIES

# a. Chronology

During the spring of 1975 the Naval Research Laboratory contacted the Computer Science Department at Carnegie-Mellon University and expressed interest in the use of the ISP notation to write the formal specification of the CFA. CMU had been involved for several years in the development and use of ISP in design automation applications.

During the summer of 1975, NRL initiated the design of a system that would permit the "instrumented" simulation of the candidate architectures. The simulation facility was developed in several phases to minimize the risk of delays in the completion of the project. The compiler/simulation system was christened Architecture Research Facility (ARF) and is available on a nationwide basis through the computing facilities at NRL and CMU (the latter are available through the ARPA computer network, ARPAnet).

For the purposes of the selection process, the first three phases of ARF are of interest. ARF I was the enhancement of the ISP compiler available at CMU. This included expanding internal tables to allow the handling of large computer description, the implementation of better diagnostic facilities, and the addition of new features to the language. This phase was essentially completed by the end of 1975.

ARF II was a simulation facility based on an existing ISP simulator developed at CMU and was used to gather statistics from the benchmark programs. ARF II will be the facility described in the remainder of this section.

ARF III was a completely new simulation facility designed and implemented at NRL. It was completed and entered the testing phase while the selection committee was making its final decision. ARF III and its successors will continue to evolve and will constitute the basic tools needed for the modeling and verification of the chosen architecture in future CFA work.

#### b. Capabilities

A simulator is formed by linking the output of the ISP compiler with a table interpreting program. The simulator accepts commands from a teletype or user designated command file. The state of the simulator can be dumped to a command file which can be read at a future date when the simulation is continued. Command files can also be generated for initializing the target machine memory to contain a benchmark program (Section 5. describes how assembler output files were transformed into simulator command files).

The user interacts with the simulator through variable names and labels used in the ISP. The user can start and break the simulation on a label name. After a breakpoint the simulation is resumed on a continue command. Variables can have their values displayed or set under user control when the simulation is halted. During simulation, the successive assignments of values to traced variables are displayed on the user's terminal. Tracing allows the monitoring of the progress of a simulation and provides a very powerful debugging aid during the testing phase of an ISP.

For a complete description of the compiler and simulator capabilities the reader should consult Appendix A. A simple example of the use of the simulator is shown in Appendix C.

The control of the second of the control of the control of the second of the second of the control of the contr

The second second second processes and the second s

#### 4. THE CANDIDATE ISPS

As part of the selection process, the Naval Research Laboratory funded a limited number of projects with the purpose of producing formal ISP descriptions of the candidate architectures. Carnegie-Mellon University has had many years of experience in computer description languages, particularly ISP, and provided expertise and tools for the task. The participation of CMU started during the spring of 1975 when initial plans were drawn for the implementation of a simulation facility that was to be used to verify the ISP descriptions and to execute selected benchmark programs. This simulated execution was to be fully instrumented and the measures obtained were used to compute the R and M measures of the candidate architectures.

#### a. . ISP Seminars

Following the December CFA meeting (Fort Monnouth) it was decided to organize a seminar with the purpose of familiarizing the CFA committee members with the use of the notation. The seminar took place at CMU during the 14-16 of January 1976. Eighteen people participated, representing many of the member organizations. A second, smaller, seminar took place at CMU during the 25-26 of May 1976. This meeting was oriented specifically to discuss the ISP description of the three final candidates.

In addition to the formal seminars, several informal meetings took place at CHU and NRL. During these meetings plans for writing the ISP descriptions were considered and problems and programming techniques were studied.

#### b. Division of Labor

During the preliminary phases of the selection process it was decided that the task of producing an ISP description for a candidate architecture was the responsibility of the organization or subcommittee proposing the architecture. Early efforts from some members of the committee allowed some of the ISP descriptions to be initiated before the final candidates were selected. The Naval Underwater Systems Center (New London) was sponsoring the candidacy of the IBM S/360-S/370 architecture and had already done some work on the description of a small 16-bit version of the IBM S/360. Dr. Robert Gordon and Ms. Rosemary Howbrigg of NUSC worked during the spring of 1976 on the full IBM S/36U description and by the time the final candidates were chosen the ISP description was close to completion. Dr. Daniel Siewiorek of CMU had completed a PDF-11 ISP description during the summer of 1975. This undertaking was part of CND's work on computer description languages and applications. The PDP-11 description was subsequently modified and expanded according to the CFA requirements for statistic collections. The Interdata 8/32 presented a different picture. Ms. Susan Zuckerman of NRL started working on the ISP description of the 8/32 as late as April of 1976, but taking advantage of the accumulated experience on large ISP descriptions, particularly the IBM S/360-S/370, the Interdata 8/32 description was completed on time and the benchmarks for all three machines were processed before the 23 of July 1976 deadline.

#### c. Correctness of the ISP Descriptions

Perhaps one of the most serious questions to be asked is how correct are the ISP descriptions used in this project. The answer lies in the source of the information used to prepare the descriptions. All manufacturers provide

a "Principles of Operations" manual to aid the programmers. This manual is supposed to contain the true specification of the architecture. By far, the best documentation of the candidate architectures was provided by IBM, the least complete specification was that of the Interdata. Within IBM, the description of the architecture is the "Principles of Operation" manuals (i.e., an English description). DEC provides several manuals, one for each model, and this required going back and forth between manuals when details were not clear. The description of the Interdata required consultation with the manufacturer and some of the information was not guaranteed to be valid for later versions of the 8/32. We used the same documents, but being humans it is possible that we interpreted the English definition of the architecture differently from the implementors. All test cases which were run did agree with identical test cases run on real machines at Carnegie-Mellon University and Interdata. It must be remembered, though, that an ISP description is just another computer program and thus, if it is to be used, must be verified as being correct. This will require additional documentation of proprietary nature and architectural verification programs that the manufacturers have. This will have to be handled during the implementation phase, for the selected architecture.

#### DATA COLLECTION

Writing an ISP description for a large machine is not a trivial task. The candidate architectures had large instruction sets and although some features were excluded from the ISP, writing many hundreds of lines of code in a short period of time was a very satisfying and remarkable achievement when compared with software projects of similar magnitude.

In order to complete the task on time certain features of the candidate architectures were not described. These features were omitted on the basis of their importance to the CFA data collection phase. However, the ISP of the selected CFA will be <u>fully</u> specified and will contain all such features.

- a. Memory Management All three architectures have a virtual memory management mechanism, described in their principles of operations manual. By common agreement among the three architecture subcommittees this was considered a subsetable feature. The PDP-11 description already had this feature and was later used in one of the benchmarks. Neither the IBM S/360 nor the Interdata 8/32 descriptions have it.
- b. Decimal Instructions Only the S/360-S/370 offers this option. It was not needed to run the benchmarks. By common agreement among the architecture subcommittees it was deemed subsetable and therefore not included in the S/360-S/370 description.
- c. Floating Point Instructions All three architectures offer a floating Point Instruction Set. Including this feature in the description would have greatly increased the time and manpower requirements for the task. The FP instructions are among the most complex instructions of any machine. By common agreement between the architecture subcommittees, floating point instructions were not included in the ISP descriptions. However, since some of the benchmarks required floating point operations, dummy procedures were included in the descriptions. This served a dual purpose, first it allowed us to keep the correct counts needed to compute the R and M measures, and second, it allowed the detection of those places where a benchmark executed a floating point operation and had to be helped around the trouble spot via simulation commands.
- d. Error Handling All three architectures define certain error recovery procedures (e.g., handling illegal operation codes, detecting address boundary errors, etc.). This feature was considered not crucial (the benchmarks were for the most part working programs that had already been executed on real machines) and it was up to the ISP writers to include it or not. The S/360-S/370 description contains a complete error handling mechanism, as defined in the principles of operations. The Interdata 8/32 description also has some error detection and recovery mechanisms. None were included in the PDP-11 description.

#### a. Final Debugging

All three descriptions were developed on the time-sharing facilities at CMU. The Advanced Research Projects Agency Computer Network (ARPANET) provided long distance access and the descriptions of the S/360-S/370 and the 8/32 architectures were written, debugged and tested directly from NRL and

NUSC (New London). For the final testing and running of the benchmarks, the people responsible for the descriptions met at CMU and the collection of statistics was performed in Pittsburgh.

Although most of the benchmarks were debugged and run on the real machines, other benchmarks were executed exclusively under the simulator. The latter included those programs using privileged instructions that were not directly available to non-system programmers (e.g., interrupt and I/O handlers). For the former set of benchmarks, results from the actual runs were available and used to check the simulated execution. For the second class of benchmarks the tracing and single stepping facilities of the ISP simulator were used to verify the correct execution of the programs. Breakpoints were used to detect the execution of non-implemented instructions (e.g., the Floating Point Set) and the simulated execution was guided around these instructions, taking care that the machine status and condition codes were properly set.

Although the ISP descriptions were essentially debugged before the benchmark execution phase started, there were some minor modifications and corrections that had to be done. These were performed concurrently with the data collection phase. The largest unforeseen problem was presented by the memory management feature of the PDP-11 which was based on the PDP-11/40 and had not been tested. One of the benchmarks (Quick Sort) called for a large address space and required the enabling of the feature. Unfortunately, the benchmarks had been tested on a PDP-11/45 which uses different unibus addresses for the memory management registers and this required minor modifications to the benchmarks. Most other problems were of a simpler nature and required only a few minutes to correct. It should be noted here that the simulator facility was also used to debug some benchmarks for the Interdata 8/32 before they were executed on the real machine. This was because no 8/32 was available near CMU and a large turn-around time (several days) would have complicated the debugging of the benchmarks.

#### b. Preparation of Simulation Benchmarks

The ISP simulator provides commands for the loading and initialization of the simulated machine memory and internal registers. The single most important feature of the command language which permitted the fast execution and collection of statistics was the ability to read "command" files containing the benchmarks to be executed. The command language can not handle programs in symbolic form (assembly language) and requires the preassembly of the programs into absolute, numeric, code. To this effect, a set of programs was developed at CMU which permitted the translation of assembly listing prepared by the real machine assembler into simulation command files. The operation was performed off-line.

Three sets of programs were prepared, one for each candidate architecture. The assembly listings were transported to CMU's PDP-10 using magnetic tapes (for the S/360 and the 8/32) or were prepared directly on the PDP-10 using a cross-assembler (for the PDP-11). The format of the assembly listings is different for all three machines. Nevertheless, in all three cases, it contains a listing of the relocatable object code. The procedure to translate this relocatable code into simulation command files consisted of the isolation of the code, the modification of the relocatable addresses using a user specified base address (multiple base addresses can be specified for the different control sections of the S/360), and the generation

of the ISP simulator commands loading the simulated machine memory locations with the code.

A total of 114 simulation runs were executed. They correspond to a total of 70 different benchmarks (some benchmarks called for several test cases, in other instances a benchmark had to be divided into separated sub-cases). The 70 benchmarks were divided as follows: 26 for the PDP-11, 22 for each of the IBM S/360-S/370 and Interdata 8/32. The appendix includes several examples of the command files used to simulate the benchmarks.

# c. . Counter Setting, Dumping, and Data Reduction

The ISP simulator permits the instrumentation of an ISP description by associating activity counters with each of the machine registers and memories. These counters allow the collection of statistics indicating the number of times each component of the machine is read from or written into. A normalized count is used and the counters are updated in terms of the number of 8-bit bytes actually involved in the operation. For registers with length different from a multiple of 8 bits the length count is rounded up (i.e., a 10 bit register operation counts as 2 bytes). A separate counter is kept for each label in the ISP description. Labels are included in the ISP descriptions to identify machine instructions, addressing modes, loops (used to describe vector like instructions such as move character (MVC) on the \$/360), as well as other ISP procedures. During the execution of the benchmarks, a data base was created by collecting dumps of the counters after each benchmark was completed. The files containing the counters were then processed by other, off-line, programs in order to arrive at the M and R measures.

## d. Artificial Lanels in the ISP Descriptions

Certain modifications not normally needed were made to the ISP descriptions to aid in the collection of data during the running of the benchmark programs for the CFA project. Several labels and "do-nothing" procedures were added to allow easier measuring. These should not be looked at as necessary for the architecture description. A typical example of the need for the extra labels is given in the RX instructions of the S360: Register [0]can not be used as an index register and it was necessary to count the number of times that Register [0] was being specified as the Base or Index register. The labels added to count these events are clearly not part of the architecture or even the organization. Certain items, such as modifying the program counter during a branch operation or the setting of condition codes as a result of an instruction, were not to be measured in any of the three architectures for the CFA project. This required the addition of artificial labels that were used to identify portions of the description during which counting of events was disabled. This was typical of those actions which in a reasonable implementation would be done using ad-hoc circuitry, aside from the main operational units of the machine and thus, were not considered to affect the R measure.

- 6. THE CANDIDATE ISPS READING HINTS
- a. The ISP Description of the IBM S/360

In writing the ISP description of the IBM S/360 family of computers, a subset of the architecture was chosen. It included the entire standard instruction set, the protection feature instructions, and the direct-control feature instructions. It excluded floating-point and decimal instruction definitions. These choices were made due to limitations of time and personnel. It should be noted that IBM markets four instruction sets in the S/360 line. These are the Standard set, the Commercial set (Standard plus decimal), the Scientific set (Standard plus floating-point), and the Universal set (Standard plus decimal plus floating-point plus storage protection). Timer and direct-control features are additional options. Due to the upward compatibility between the IBM System/360 and the IBM System/370 lines, the generated description could be expanded to achieve the IBM System/370 description, but the level of effort required for this would be substantial.

For the purpose of extracting data for CFA decisions and for increasing the ease of running the simulator, several additional choices were made.

- (1) The diagnose instruction, which has a model dependent definition, was not written to directly correspond to any particular model. It was modified and used in aiding the termination of a simulation run.
- (2) Since several benchmark program authors wanted to use the compare logical long (CLCL) instruction of the IBM System/370 architecture, it was added to allow for collecting data, but was not a true description of the instruction since it was not written as an interruptible instruction.
- (3) The test and set instruction was not described since no adequate mechanism in the ISP simulator allowed for a true execution of the mechanics of the instruction within one ISP program. A second parallel process should be defined for the main memory control unit. The same holds true for the I/O channel definition.
- (4) The front panel was minimal. Only a stop/run switch was included. Initial Program Loading (IPL), which is a front panel function, was not described.

Information necessary to write the description was obtained from the "IBM System/360 Principles of Operation" and the "IBM System/370 Principles of Operation" manuals. For the subset of the architecture described, it was not necessary to request further assistance and explanations from the manufacturer. Side effects of instructions were adequately described in the manuals. Model dependencies were also clearly enumerated. Instruction formats and addressing mechanisms were well defined and logically constructed. No ambiguities were discovered that couldn't be resolved using only the "Principles of Operation" manuals. This is not intended to imply that it would not be necessary to get further clarifications from IBM when describing the more complex supervisor state instructions in the System/370. In addition, we noted that some of the privileged state features of the System/370 are very model dependent and will probably be more so in the future. IBM may maintain compatibility at the problem state level only.

For reading ease, this ISP description consists of several sections:

Section 1: The first section contains declarations and is divided into two areas. First are the declarations which are part of the architecture description (i.e., those seen by a programmer). Next are implementation related variables which were items needed to adequately describe the architecture in ISP but are not seen by a programmer. It was divided in this way since the ISP language makes no distinction between truly architecture-related items and items necessary for a complete simulation of the architecture.

Section 2: The second section contains utility routines which were used throughout the description. Some routines are implementation related if they use implementation related variables.

Section 3: The third and largest section contains operand address generation routines and instruction descriptions. The instruction set is divided into four groups, each having a different amount of address generation required.

Section 4: The fourth section contains the interrupt processing description of the architecture. The order of handling the different classes of interrupts and the actual processing is thoroughly described in the IBM manuals. This is very unique in an architecture description from a manufacturer. A user gains a sense of reliability about the system, knowing that the real sequence of events that will occur on an interrupting condition allows the machine to recover from certain simultaneous hardware and software faults.

Section 5: The fifth section contains the instruction decoding and instruction cycle routines which fetch and execute an instruction. Everything to this point is considered to be declarations in the ISP language. Since all procedures must be defined before they are referenced, the last and smallest section contains only the executable program. The execution consists of doing one instruction and checking for interrupts whenever the CPU is not stopped; then repeating the cycle.

#### b. The ISP Description of the Interdata 8/32

The Interdata 8/32 ISP description is organized into seventeen sections. The description omits the I/O instructions, the floating point and double precision registers and instructions, and the MAC (memory access controller) operations. The ISP description is considered as both a simulation program (and therefore structured) and as a machine specification description.

Section 1: Interdata 8/32 storage resources as seen by the systems programmer (memory organization, register sets, program status word, instruction register).

Section 2: Temporary registers used for ISP description and implementation.

Section 3: ISP common subroutines used in later instruction descriptions.

Section 4: Interdata instruction format routines.

Section 5: Illegal instruction handler.

Section 6: Interdata LOAD and STORE instruction descriptions.

Section 7: BOOLEAN instructions.

Section 8: SHIFTs, TEST & SET, and TRANSLATE instructions.

Section 9: COMPARE, and CONVERT to HALFWORD VALUE instructions.

Section 10: BIT manipulation instructions.

Section 11: Arithmetic instructions.

Section 12: BRANCH instructions.

Section 13: CIRCULAR LIST instructions.

Section 14: Privileged Instructions and SUPERVISOR CALL instructions.

Section 15: Unimplemented instructions (floating point, I/O, double precision).

Section 16: Emulation routines for ISP (IFETCH, IXQT, INTCHK)

Section 17: Main instruction loop: EMULATE.

The Interdata 8/32 Manual omits discussion of instruction effects when non-standard (unexpected) parameters are specified in an instruction. For example: What happens if an odd register is given and the instruction expects an even register? What happens if memory boundary addressing is not adhered to? Conversations with Interdata personnel were needed to clarify these and other questions. The ISP description reflects the Interdata 8/32 operations as specified by the manual and personnel.

#### c. The ISP Description of the PDP-11

The PDP-11 line consists of 13 different models. In general the models are upward program compatible but there are instructions implemented in low end models that are not implemented in high end models and vice versa. The Initial PDP-11 description was modelled after the 11/40, a mid-range machine. Subsequently, the PDP-11/70 was specified by the CFA selection committee as the official PDP-11 architecture to be evaluated. Therfore the ISP was updated to incorporate the extra instructions.

Several features of the architecture were omitted from the description, and this situation will have to be corrected in the future: The floating point instructions, the interrupt mechanism, and the error detection and recovery mechanism. It should be noted here that there exist two different floating point instruction sets in the PDP-11 line, and that the memory management facility is not homogeneous across different models. These discrepancies will be resolved and an 11/70-compatible architecture will be specified in the final, formal ISP.

Following is a page by page description of the ISP:

Page 2-1. The primary memory and mappings (note word/byte memory and I/0 page), central processor registers, and the floating point processor status register.

Page 3-1. The PDP-11/40 memory management registers and error registers that allow an instruction retry.

Page 4-1. Temporary registers not seen by programmer. These registers are necessary to completely define the algorithms performed by the hardware (such as address calculation) but these registers are not part of the architecture.

Page 5-1. Instruction decoding formats.

Page 6-1. Start of the procedures Hemory accessing procedures.

Page 7-1. Effective address calculating procedures.

Page 8-1. Condition code setting procedures.

Pages 9 through 15. These are the actual instruction definitions. Similar instructions are grouped together into classes that follow the several levels of decoding that the hardware must go through.

Page 16-1. The instruction interpretation cycle.

During the course of the benchmark debugging and data gathering, several benchmarks made use of instructions not previously described in the ISP. These added instructions included SOB, MUL, DIV, ASH, and ASHC.

#### 7. FUTURE USES OF ARF IN CFA

As stated in Section 1., Uses of a Formal ISP Description, ARF will continue to play a role in architectural experimentation, development of a procurement document, and verification of implementations of the CFA architecture. In addition, ARF and other ISP driven software tools are finding an expanding use in the DoD and ARPA community. Some of these uses include:

- a. An emulator facility developed for the Air Force by the University of Illinois compiles code for a PDP-10 directly from an ISP description. An Intel 8080 runs at about a 300:1 simulation ratio. The facility will be used to debug and monitor large tactical programs for existing machines. It will also be possible to write code for machines before the hardware is available for users.
- b. Even faster emulation speeds are possible when using microcode. TRW compiles microcode for a QM-1 from a SMITE description. They have achieved an 11:1 simulation ratio for an Intel 8080. SMITE is an ISP-like language and a program is being written to translate ISP descriptions into SMITE.
- c. The potential for tools that operate relative to a computer description could represent a significant breakthrough in the manner that computer systems (hardware/software) are designed and evaluated. Currently effort is underway at Carnegie-Mellon University to develop a hardware design automation program and a compiler-compiler that take as input the symbolic description of a computer. Early results indicate that the resultant hardware design and generated code will be comparable to those produced by hand. Effort is also underway at Yale to automatically generate assemblers and I/O device handlers from computer descriptions.
- d. Other areas in the early stages of development include automatic diagnostics generation, microcode generation, machine verification, and high level performance/reliability evaluators.

In the next five to ten years one can envision a system of programs that take as input computer descriptions and language and problem specifications, and from these, generate operating systems, compilers, and other support and application software automatically. Thus the entire proposed architecture could be evaluated without committing too many years of effort in both hardware and software design.

It is hoped that, with the software tools already developed, formal computer descriptions will play an increasing role in the Department of Defense's evaluation, procurement, verification, and programming of computers.

Preceding Page BLANK - FILMED

# APPENDIX A

The Symbolic Manipulation of Computer Descriptions: ISPL Compiler and Simulator

Mario R. Barbacci
Department of Computer Science
Carnegie-Mellon University
Pittsburgh Pa.
August 2, 1976

This project is supported in part by the Advanced Research Projects Agency (ARPA) of the Department of Defense, under contract F44620-73-C-0074, monitored by the Air Force Office of Scientific Research, and by the National Science Foundation, under grant GJ 32758X.

# TABLE OF CONTENTS

	SECTION			
		secondariamente serioquiesti formitalististica alternica; erri?		
1	Intro	duction	з	
2	Decla	arations	6	
	2.1	Memories and Registers	. 6	
	2.2	Macros	7	
	2.3	Identifiers and Constants	. 8	
	2.4	Comments	9	
3	Regis	ster Transfers	. 10	
	3.1	Structure Selectors	. 10	
	3.2	Transfers	. 12	
	3.3	Shift Operators	. 12	
	3.4	Arithmetic Expressions	. 14	
	3.5	Relational Expressions	. 15	
		etako yong artikulor diban Partikulor dalah bilan bilan dibermilar. Bilang pendangan di tiga Artik dibermilarah dari dibermilarah bilan		
4	Regis	ster Transfer Sequences	. 17	
	4.1	Blocks	. 17	
	4.2	Conditional Statements	. 17	
	4.3	Labelled Statements	. 19	
	4.4	The BAILOUT Operation	. 19	
	4.5	Statement-Lists	. 20	
5	ISPL	Programs	. 21	

# ISPL Compiler: User's Manual

6	The Compiler Output	4
	6.1 Running the Compiler	4
	6.2 Example I - Listing	5
	6.3 Example I - Symbol Table	5
	6.4 Example I - Cross Reference	8
	6.5 Example I - Statement Table	9
7	References	2
8	Appendix I - The Minicomputer Listing	3
9	Appendix II - ISPL Reserved Keywords	11
10	Appendix III - The XTOP10.REQ File	2
11	Appendix IV - The Multiplier MACRO10 Format	3
12	Appendix V - The SIMISP.REQ File	5
	12.1 The Statement Table	6
	12.2 The Symbol Table	7
	12.3 Table Diagrams	3

A User's Guide to the ISPL Compiler

Mario R. Barbacci

Department of Computer Science Carnegie-Mellon University Pittsburgh, Pa.

#### ABSTRACT

The compiler described in this manual will translate programs written in a subset of ISP [Bell, 1971] into register transfer level instructions. The code thus generated could be used for the implementation of wiring list generators, simulators, or other Computer Aided Design applications. This manual describes the syntax and semantics of the language (ISPL) accepted by the compiler.

#### **ACKNOWLEDGEMENTS**

The compiler described here is an improved version of an original system implemented by S. Goldman and R. Scroggs. The syntax graph driving the compiler is generated using a program (GRPGEN) written by P. Karlton and R. Scroggs. This version of the manual reflects the modifications and improvements suggested by the users during the preparation of the ISP description of the candidate architectures for the Army/Navy CFA project. Special thanks are due to H. Elovitz (NRL), R. Gordon (NUSC), R. Howbrigg (NUSC), D. Siewiorek (CMU), and S. Zuckerman (NRL).

# The Symbolic Manipulation of Computer Descriptions: ISPL Compiler and Simulator

The Department of Computer Science at Carnegie-Mellon University is currently engaged in a research project exploring the uses of computer description languages in the automatic design of both software and hardware systems. This document describes a language, ISPL, based on the Instruction Set Processor notation of Bell&Newell [Bell,1971]. The language was designed as a tool for the description of instruction sets i.e. the architecture of a computer, and has been used extensively in a design automation project at CMU [Siewiorek,1976] and in the Army/Navy Computer Family Architecture Project.

Traditional computer description languages have been designed primarily for human communication and/or simulation. The SMCD [Barbacci,1974] project has the more ambitious goal of developing design automation tools which would permit the generation of machine-relative software, documentation, hardware modular design, program verification, simulation, and generation of microcode. As in any evolutionary project, preliminary results are necessarily short of the ultimate goal; thus at this point we can present two concrete systems: a compiler and a simulator. A machine-relative compiler-compiler is being investigated by a group under W. Wulf. An automatic generator of hardware modular specifications is being developed by a group under D. Siewiorek and A. Parker. Further studies of computer descriptive languages are being carried out by this author and others.

As indicated above, the systems described in this report have been used as part of the Army/Navy CFA project, sponsored by the Army Electronics Command and the Naval Research Laboratory. Part of the project involved the description, in ISPL, of three commercial architectures: The DEC PDP-11, the IBM /360,370, and the Interdata

8/32. These descriptions were used to collect statistics on the execution of a set of benchmark programs under the ISPL simulator. Although the simulator is not particularly fast, its interactive facilities allow very extrict control and detailed analysis of the register transfer operations being performed during the fetch/decode/execute cycle of the machines. The simulator was not meant to be used as a software development tool (although in fact, some CFA benchmarks for the Interdata 8/32 were debugged under the simulator, it being more accessible at CMU than the real machine), it is rather an Architectural Design tool that allows the user to explore alternative instruction sets and to collect statistics on the performance of the architectures.

Mario R. Barbacci August 2, 1976

- [Barbacci, 1974] Barbacci, M.R. and D.P. Siewiorek: "Some Aspects of the Symbolic Manipulation of Computer Descriptions", Department of Computer Science, Carnegie-Mellon University, July, 1974.
- [Bell, 1971] Bell, C.G. and A. Newell: "Computer Structures: Readings and Examples", McGraw-Hill Book Company, New York, 1971.
- [Siewiorek,1976] Siewiorek, D.P., and M.R. Barbacci: "The CMU RT-CAD System: An Innovative Approach to Computer Aided Design", National Computer Conference, NCC76, New York, June 1976.

## 1. Introduction

The ISP (for Instruction Set Processor) notation was developed for a text [Bell, 1971] to precisely describe the programming level of a computer in terms of its memory, instruction format, data types, data operations, and a set of interpretation rules.

The behavior of a processor is determined by the nature and sequence of its operations. This sequence is given by a set of bits in primary memory (a program) and a set of interpretation rules (usually in the central processor). Thus if we specify the nature of the operations and the rules of interpretation, the actual behavior of the processor depends on the initial conditions and a particular program.

Although the above format is commonly used to describe a digital computer, ISPL is not intended to force the user into a given description style; ISPL can be used to describe register transfer systems in general (digital computers are a subset of such systems, namely those systems that interpret an instruction set).

The subset of ISP implemented by the compiler under discussion contains a number of features that allow the user to describe a wide variety of digital systems: Pseudo register declarations, macros, and compound statements. For efficiency reasons, certain other features described in [Bell, 1971] are not implemented. Among these are: multidimensional memory arrays, parameterized procedures, multiple word access, and scattered bit access. However byte access is implemented.

An ISPL program consists of a description of the memory components (memories and registers) and a description of the behavior of the system. Memory components are defined in ISPL by a name and a description of their structure using brackets to

group the subcomponents along a given dimension. In the current implemention the only subcomponents allowed are memory words and bits (as subcomponents of memory words and registers). The behavior of the system is given by a set of register transfer statements. These statements can be performed in sequence or concurrently. In ISPL, concurrency of actions is the rule rather than the exception, and it is reflected in the use of ";" as a delimiter for lists of concurrent actions. Sequencing is expressed by using the term "next" as a delimiter for lists of sequential actions. Complex concurrent and sequential activities can be described in terms of simpler activities using "next", ";", "(", and ")" in an Algol-like block structure.

The ISPL compiler produces code for an idealized Register Transfer Machine. There are two types of instructions in the RTM: Data and Control instructions. Control instructions are used to sequence the operation of the machine. They contain instructions to START, STOP, BRANCH, DIVERGE into concurrent execution paths, etc. The Data instructions are used to define the Arithmetic and Logical operations among the registers of the machine. They are described in terms of a 3-address format:

#### destination - sourcel operation source2

The RTM code produced by the compiler is presented in two formats. The first format is simply a tabular listing intended primarily for human use. The second format is intended primarily for machine consumption. The human intended tabular representation could be digested by suitable string manipulating programs and stored into a more convenient machine format. Several reasons argued against this approach: depending on the language used, writting these interface programs might involve a non trivial amount of work. Worse yet, any format modification intended to help human readers will render these programs obsolete. The solution adopted was to produce

ISPL Compiler: User's Manual

another copy of the RTM code directly into a machine understandable format. Thus the version of the RTM code intended for machine use is created as a "program" using MACRO-10 as the intermediate language. The format of these programs is described in the appendices.

#### 2. Declarations

There are two types of declarations in ISPL: Memory Declarations (explained in this section) are used to describe the structure of the registers and memories in a machine; Procedure Declarations (explained in later sections) are used to describe the behavior of the functional units in a machine.

# 2.1. Memories and Registers

Memory components are defined in ISPL by a name and a description of their structure. The number of subcomponents at each level of decomposition is given by a bracketed list of constants, much like an array declaration in Algol.

DECLARE declaration-list ERALCED declaration-part ::= declaration-list ::= declaration | declaration-list; declaration declaration ::= memory-declaration | memory-declaration := memory-declaration | procedure-declaration identifier := ( statement-list ) procedure-declaration ::= identifier structure-declaration memory-declaration ::= [ word-list ] < bit-list > | structure-declaration ::= [ word-list ] < > | < hit-list > |

word-list ::= name-list
bit-list ::= name-list
name-list ::= element-range |
name-list , element-range
element-range ::= number | number : number

<>

The declarations are given by a list of individual component declaration using ";" as delimiter. There are two types of memory declarations: 1) A definition of a physical component (physical declaration), and 2) A definition of a logical component (logical declaration) in terms of a previously declared (physical or logical) component. A logical declaration uses the ":=" operator to make an equivalence between two components.

#### Examples

A<15:0> Declares A as the name of a register 16 bits wide,

named 15, ... 0 (from left to right). The ":" or range operator is used to denote an abreviated

list of subcomponent names.

Mp[0:4095]<0:11> Square brackets are used to specify those

dimensions where the accessing is done through some "addressing" (switching) schema. The memory, Mp, consists of 4096 words, each of 12

bits, named (from left to right) 0,1,...11.

R<15,13,11,9:10> In general, the list of subcomponents along any

dimension is given by a list of "names" for the individual subcomponents. Numbers used to name individual elements do not indicate relative

position.

Mw[32767:0]<15:0>;

Mb[65535:0]<7:0>:=Mw[32767:0]<15:0>; Now the designer can use either Mw (the "word" memory) or Mb (the "byte" memory).

The only concession to the use of numbers as both names and position indicators is by using the range (":") operator, whereby the abreviated list consists of the bounds and all integers in between, with the implication that these consecutive numbers also name consecutive (from left to right) elements. The use of an empty bit-list (<>) indicates a single, unnamed bit.

Undeclared variables or multiple declarations of a variable are, usually, non-fatal errors. The compiler will warn the user it this situation arises. The compiler compares the lengths (Nwords+Nbits) of the left and right hand sides of a logical declaration; if the lengths do not match a warning is issued.

#### 2.2. Macros

A different type of declaration, the MACRO declaration, allows the designer to

ISPL Compiler: User's Manual

abreviate the description by naming often used strings of characters. The macro name can then be used instead of the full string. The format of a macro declaration is the following:

MACRO identifier := any-string-of-characters-not-containing-a-8-sign \$

Macros are handled in its entirety by the lexical phase, thus the parser never "sees" a macro expansion. Macros can, therefore, be declared at any point in the description, not necessarily in the declaration part, and remain in effect until the end of the description.

#### Examples

MACRO SIGNBIT := ACC<0> \$

The use of SIGNBIT some time later in the description is equivalent to using ACC<0>. Macros are strictly in-line string substitutions.

A macro can be defined in terms of other macros and the user should be careful to avoid a recursive definition which would create a non-terminating string replacement loop.

There are implementation dependent limits on the size of a macro string. If a macro declaration exceeds this limit (1000 characters at present) a warning will be issued. Results might be unpredictible if this situation occurs.

# 2.3. Icentifiers and Constants

An identifier in ISPL is a string of letter, digits, and "."'s, beginning with a letter; the "." is included as an identifier character for readability purposes. In the current implementation only the first 6 characters of an identifier are kept by the compiler. Identifiers must, therefore, differ in the first 6 characters for the compiler to distinguish them. The lexical phase accepts upper and lower case ASCII characters but

they are converted and stored internally as upper case characters. This is another limitation of the implementation.

For readability purposes, identifiers can be followed by a larger and more descriptive version of the identifier. This secondary identifier is treated like an inline comment by the lexical phase. The syntax for this extended identifier use is:

short.identifier \this.is.a.long.identifier

An extended identifier can be appended to a short identifier using the "\" character. Such compound identifiers are valid wherever an identifier is valid. Notice that this is not the same thing as an "alias", as described in the full language [Bell, 1971]. The secondary name is stripped by the lexical phase and the designer must use the primary name for identification purposes.

Constants are strings of digits, interpreted as a number in some base. The default base is 10 (i.e., constants are decimal numbers unless otherwise specified). Constants in base 8 (octal numbers) must be tagged with the character #, as in #100 (decimal 64). Constants in base 2 (binary numbers) must be tagged with the character \*, as in '100 (decimal 4). Constants in base 16 (hexadecimal numbers) must be tagged with the character ", as in "A1 (decimal 161). The length of a constant is the minimum number of bits needed to represent it (i.e. leading 0's are stripped). The constant 0 is 1 bit long. The current implementation of the compiler limits constants to a maximum size of 35 bits.

## 2.4. Comments

Comments can be inserted in a description by preceeding the comment string with the character "!". All characters following the "!" until the end of the line are ignored.

# 3. Register Transfers

Register Transfers are used to describe the data operations on the memories and registers (the data components) of the system. The syntax of a transfer follows very closely that of most programming languages. The main difference is the use of some special operators and the use of a non-standard operator precedence to accommodate these new operators.

The operators act upon the components of the system by taking the data stored in some components (the inputs), operating (i.e., transforming) on the data, and storing the resulting data in some component (the output).

The data used by the operators is defined in terms of the components that contain it. Since the memories and registers are declared as structured components made out of words and bits, a structure selector is needed in order to access or store data.

#### 3.1. Structure Selectors

structure-selector ::= term | term < selector-range >
number | memory-access | (expression)
memory-access ::= identifier |
identifier [ arithmetic-expression ]
identifier [ element-name ]
number
selector-range ::= bit | bit : bit
bit ::= number

The terms are the building blocks used in a register transfer expression. A term can be a constant, a memory-access (to select data stored in a memory or register), or an expression in parenthesis (thus allowing large and complex register transfer expressions).

A structure-selector is used to select parts of a term (i.e. to select bits of a register, a constant, or an expression). The nature of the register transfer operators requires that the operands be of homogeneous type (i.e., register-like) and length. Thus multiword memories must be accessed using an arithmetic-expression (the address calculation) enclosed in "[" and "]" to select one and only one word of the array.

The compiler compares the maximum value that the result of an address computation can have with the number of words declared for a memory. If the former exceeds the latter, a warning is issued.

When a selector-range is applied to a memory or register access term it must use the bit names used in the declaration. When it is applied to other types of term, whose structure has not been declared (i.e., constants and expressions), the bits of the term are implicitly named n, n-1, ...., 1, 0 (from left to right).

#### Examples

ACC	Select the entire ACC register
Mp[Pc]	Select the word whose address is contained in register Pc
ACC<5>	Select bit 5 of register ACC
Mp[R[INDEX]+DISPLACEMENT]<0>	Select bit 0 of the word whose address is given by the effective address calculation expression
(A<7:0>+B<7:0>)<5:4>	Select the 5th and 6th bits (from the right) of the result of the addition

Attempting to access undeclared bits of a register or memory word will result in a warning message. The compiler will then default the erroneous bit name to the leftmost bit of the declaration. When the selector range of a register or memory word attempts to switch the relative position of two bits, the compiler will switch the

selector range boundaries and issue a warning message. For instance, if X is declared as X<0:5>, both X<2:3> and X<3:2> are equivalent terms but in the second case a warning is issued.

#### 3.2. Transfers

Register transfers are used to modify the contents of the registers and memories. The syntax of a transfer is the following:

transfer ::=

memory-access + arithmetic-expression |
memory-access <selector-range> + arithmetic-expression

The use of a selector-range on the left hand side of the "+" specifies a partial register (or memory word) modification; the non-selected bits are not disturbed. If the right hand side is shorter than the left hand side, the result is stored right justified and 0's are concatenated to its left to clear the high order bits of the left hand side. If the right hand side is larger than the left hand side truncation of the high order bits will occur (the compiler will issue a warning if this situation occurs).

The right hand side of a transfer is always an arithmetic-expression. The difference between an arithmetic-expression and an expression properly is in the use of relational operators, which are not allowed in the former. We will give more details in the subsection dealing with expressions.

#### 3.3. Shift Operators

shift ::=

structure-selector |

shift-op :=

structure-selector shift-op structure-selector

TSL | TSR | TSLO | TSRO | TSL1 | TSR1 | TRL | TRR | concatenation

concatenation ::=

•

A shift is the first step in the hierarchy of register transfer operations, shift operators have the highest binding power (precedence). A shift always takes the following form:

left.operand shift-op right.operand

The meaning of the operators (all of them have the same precedence) is the following:

#### OPERATOR MEANING

- Shift left the left.operand, one position, and insert the (rightmost bit of the) right.operand into the vacant position, dropping the leftmost bit of the left.operand. The length of the result is the same as the length of the left.operand. The result can be stored in a register or used as an operand when building complex expressions. The operator does not modify the left.operand, only the transfer operator ("\(-\text{"}\)) can perform side effects.
- Shift right the left.operand, one position, and insert the (rightmost bit of the) right.operand into the vacant position, dropping the rightmost bit of the left.operand. The length of the result is the same as the length of the left.operand.
- Shift left the left.operand the number of positions indicated by the value of the right.operand inserting 0's in the vacant positions and dropping the righmost bits of the left.operand. The right.operand is treated as an unsigned integer. The result has the same length as the left.operand.
- †SRO Similar to †SLO but shifting right.
- 1SL1 Similar to 1SL0 but inserting 1's into the vacant positions.
- †SR1 Similar to †SL1 but shifting right.
- Rotate towards the right the left.operand by the number of positions indicated by the value of the right.operand. The length of the result is the same as the length of the left.operand.
- TRL Similar to TRR but rotating left.
- Concatenate the left.operand with the right.operand. This operator is included among the shift operators for symmetry reasons. The length of the result is the sum of the lengths of the operands.

# 3.4. Arithmetic Expressions

shift | NOT shift complement ::= conjunction ::= complement | conjunction AND complement | conjunction EQV complement disjunction ::= conjunction disjunction OR conjunction | disjunction XOR conjunction negation ::= disjunction | - disjunction | MINUS disjunction | + disjunction negation | factor ::= factor \* negation |

sum ::= factor | negation |
sum ::= factor |

sum - factor | sum MINUS factor | sum + factor

arithmetic-expression ::= sum

All logical operators (NOT, AND, EQV, OR, and XOR) operate on a bit by bit basis. If the operands have unequal lengths the shortest operand is expanded (on the left) with O's.

The arithmetic operators, with the exception of MINUS, operate on unsigned (pure magnitude) operands, the MINUS operator assumes a Two's Complement represention with a sign bit in the leftmost position. The main difference is in the padding used to match the length of their operands. The MINUS operator extends the sign of the shortest operand, the other operators use 0 as the padding character.

The length of the result of the infix operators "+", "-", and "MINUS" is one bit larger that the largest operand. The length of the result of the "\*" operator is the sum of the lengths of the operands. The length of the result of the "/" operator is the same as the length of the left operand (the dividend).

#### 3.5. Relational Expressions

In order to describe non-trivial systems, ISPL provides certain facilities to control the execution of the transfers. Thus certain transfers may or may not be executed depending on the result of some previous operation. These conditional activities are described in more detail in the following section. Here we are concerned with the basic data operators of the language, among which we include the relational operators used to build conditional expressions.

relation ::=

arithmetic-expression |

arithmetic-expression relop arithmetic-expression

relop ::=

EQL | NEQ | LSS | LEQ | GEQ | GTR | TST

expression ::=

relation

Relational operators perform a test between their left and right operands. The result for all these operators, with the exception of TST, is a boolean value (TRUE or FALSE) which can be tested by one of the control operations defined in the following section. All relational operators treat the operands as unsigned integers. A 2's complement representation of a negative number will therefore look greater than a positive number of the same length.

The TST operator performs a logical subtraction of its operands and produces a result of 0, 1, or 2, indicating that the left operand is less than, equal to, or greater than the rigth operand, respectively.

Beware that relational operators have less precedence than logical and arithmetic operators, thus, the expression: A LSS B AND C GEQ D is parsed as: A LSS (B AND C) GEQ D which is syntactically incorrect. The proper way of writting the expression is: (A LSS B) AND (C GEQ D)

It was indicated before that the right hand side of a register transfer operation

(←) must be an arithmetic expression. This does not allow the use of relational operators. In order to use them on the right hand side of a transfer, the (relational) expression must be enclosed in parenthesis. This in effect transforms the (relational) expression into a term, a valid arithmetic-expression, e.g.:

FLAG+(A NEQ B); ! Yields 0 or 1

TVAL←1+(D TST E); ! Yields 1,2, or 3

# 4. Register Transfer Sequences

The behavior of a digital system is described in ISPL by a list of statements. These statements can be build up from register transfers by using two special delimiters to indicate sequential or concurrent execution. Statement lists can be nested using parenthesis to build more complex statement lists. The syntax of the register transfer sequences is as follows:

statement-list ::= parallel-statement-list |

BAILOUT identifier |

statement-list NEXT parallel-statement-list

parallel-statement-list ::= labelled-statement |

parallel-statement-list; labelled-statement

labelled-statement ::= statement |

identifier := statement

statement ::= conditional-execute |

conditional-decode |

block | transfer | identifier

conditional-execute ::= (IF expression => statement-list)

conditional-decode ::= ( DECODE expression => parallel-statement-list )

block ::=

( statement-list )

## 4.1. Blocks

Blocks are the simplest building tools to define complicated statements. A block is a statement-list enclosed in parenthesis:

 $(A\leftarrow 0 \text{ NEXT } A\leftarrow A \text{ OR } B[X]<7:0>; C\leftarrow C+1)$ 

### 4.2. Conditional Statements

There are two ways of specifying conditional activities. These are the conditional-decode and the conditional-execute statements:

( condition => statement(s) ).

where the conditions and their interpretation are as follows:

CONDITION

INTERPRETATION

DECODE expression The value of the expression is interpreted as an integer and used to select one out of n possible statements, given as a list of alternatives. These alternatives are separated by ";", but in this case they are not considered to be concurrent activities; only one of them will be executed. The statements in the list are numbered 0 through n-1, from left to right. The ith statement is executed if the value of the expression is equal to i.

IF expression This is a special case of the conditional-decode statement. The statement-list following the => operator is initiated if the logical value of the expression is TRUE, otherwise it is bypassed.

For simplicity, the expressions used in the conditional-execute statement do not have to be relational-expressions, yielding a TRUE or FALSE value. An arithmetic-expression can be used, with the implication that the result of the expression is tested against 0. The statement-list is executed if the expression is not equal to 0, it is bypassed otherwise. In other words, the expression is interpreted as (expression NEQ 0). For similar reasons, the conditional-decode statement accepts a relation as the conditional expression, with the implication that the logical values FALSE and TRUE are interpreted as the numbers 0 and 1, respectively.

The language does not provide an IF ... THEN ... ELSE type of conditional statement. They are trivially described using a 2-way DECODE statement. The user should be careful to write the alternative statements in the proper order: the Oth case (logical FALSE) first and the 1st case (logical TRUE) second. Thus the statements are reversed from the normal Algol-like order.

Do not forget the ";"s after each alternative, except the last one, of a DECODE statement. A missing ";" in this context is a fatal error that is sometimes detected several lines after the offending alternative. The compiler will complain about a "missing action list".

Preceding Page BLank - FILMED

ISPL Compiler: User's Manual

#### 4.3. Labelled Statements

The statements described above can be identified with a label. This label is used to designate the starting point of the statement. The label of a statement can be used wherever a statement is valid. The interpretation given to the use of a label in the middle of a statement-list is the following:

- 1) If the label is associated with a procedure definition, it is interpreted as a call (invocation) of the procedure, unless the invocation occurs inside the definition of the procedure, in which case the invocation is interpreted as a jump to the starting point of the sequence (i.e. there are no recursive calls in ISP).
- 2) Other invocations are treated as jumps to the starting point of the sequence. In the current implementation, labels (and their sequences) need not be declared before they are used. Thus we can jump forward in the description.

A reserved label, STOP, is predeclared in the compiler. It can be used to indicate a jump to the end of the description.

#### 4.4. The BAILOUT Operation

The BAILOUT operation provides a way to describe the handling of exceptional conditions that might occur during the fetching, decoding, and execution of instructions. This operation is in effect a super RETURN from a procedure when an exceptional condition arises. The BAILOUT operator is used together with the label of the procedure whose context we want to leave, i.e., BAILOUT returns accross multiple levels of (dynamically) nested procedures. For instance:

#### Examples

 $p1 := (...NEXT (IF x => y \leftarrow z NEXT BAILOUT p2) NEXT ...)$ 

p2 := (...NEXT p1 NEXT ...)

Main := (...NEXT p2 NEXT ....)

In the above example, procedure MAIN invokes procedure P2 which starts execution of procedure P1. At some point, P1 decides that some error has occurred (IF X => ...) and that only MAIN can handle the situation. The effect of "BAILOUT P2" is to terminate the execution of P1 and P2 and return to procedure MAIN, at the point were it invoked P2.

#### 4.5. Statement-Lists

Statements, labelled or otherwise, can be used to describe a list of concurrent activities, a parallel-statement-list, using the ";" as delimiter. Parallel-statement-lists can be used to build sequences of activities or statement-lists, using the "next" operator as delimiter. Notice that the ";" when used to indicate concurrency has a higher precedence than the "next" used to indicate sequentiality. For instance, in the following statement-list: A+B; C+D NEXT E+F the transfers A+B and C+D are executed concurrently, and only when they are both completed will the locus of control pass to the next statement, the transfer E+F.

One detail to keep in mind is that ISPL is a statement language, not an expression language (in the BLISS sense). In particular, there is no such thing as an empty or null sequence, thus sequences like: (A+B;) or A+B; NEXT C+D are invalid (the ";" must be followed by a statement). In some cases the compiler is capable of detecting the extra ";" and will eliminate it after warning the user.

ica mangasi mahasan na 30 hillin sa 16.

### 5. ISPL Programs

As mentioned in the Introduction, an ISPL description consists of a set of component declarations, together with a description of the behavior of the (main) system:

```
ispl-program ::= identifier := ( declaration-part statement-list )
```

The above syntax indicates that ISPL programs look like labelled blocks, with a declaration-part, local to the body of the block.

#### EXAMPLE

```
MULT:=

(DECLARE

MPD<15:0>;

P<15:0>;

C<15:0>;

STEP := (DECODE P<0> => P+P †SR 0; P+(P+MPD)<15:0> †SR 0)

ERALCED

L0:= (

C+8 NEXT

L1:= (

STEP NEXT

C+(C-1)<15:0> NEXT

(IF C NEQ 0 => L1)

)

)
```

The first example presents the ISPL description of a simple 8-bit multiplier using the shift-and-add algorithm. The multiplicand resides in the leftmost 8 bits of the MPD register. The multiplier resides in the rightmost 8 bits of the P register. The partial product is developed using all 16 bits of the P register. Additional details about the algorithm can be found in [Bell, 1972].

The description begins with the specification of the label for the program (MULTIPLIER). Labels are used in ISPL to identify activities so that they can be branched to, or used as subroutines.

The program itself is enclosed in parenthesis, and consists of two parts. The declarations and the specification of the behavior. The former are specified as a list of individual component declarations (multiplicand, multiplier/product, and step counter), and one procedure (STEP) which performs the basic multiplication operation, using the reserved identifiers DECLARE and ERALCED as brackets. The specification of the activities of the system is given as a list of two sequential steps. The first step (C+8) initialises the counter and the second is given by a labelled (L1) block of activities, this consists of a sequence of three steps. The first one performs the basic multiplication operation by calling the procedure; the second step decrements the counter; the third step tests the counter to see if the operation has been completed. If the value of the counter has not reached 0 then a jump to the label is indicated by using the label (L1) as an activity. If the counter is 0 then control flows out of the labelled statement and reaches the end of the program.

The basic multiplication operation is described using the DECODE control operation. It implements a 2-way branch depending on the value of the expression P<0>. The alternative paths selected by this operation are given as a list using the ";" as delimiter. The first path (P+P  $\uparrow$ SR 0) is selected if the value of the controlling expression (P<0>) is 0; the second path (P+(P+MPD)  $\uparrow$ SR 0) is selected if the value is 1. The operator  $\uparrow$ SR 0 represents a shift right inserting zero in the vacant position.

# EXAMPLE

```
MINI:= (DECLARE ! MEMORY AND REGISTERS
        M(0:#377) <11:0>; IMAIN MEMORY
        Z<7:0>; !EFFECTIVE ADDRESS REGISTER
        CACC<12:0>; ! 13 BIT ACCUMULATOR WITH CARRY POSITION
                CARRY.BIT<> := CACC<12>;
               SIGN.BIT<> := CACC<11>;
                ACC<11:8> := CACC<11:8>;
                      INSTRUCTION REGISTER
        IR<11:0>;
                OP<11:9> := IR<11:9>;
                1.BIT<> := IR<8>;
                ADDRESS<7:0> := 1R<7:0>;
                10.BITS<7:0> := IR<7:0>;
                UCLASS<> := 1R<7>;
        L<7:0>; !RETURN REGISTER
        PC<7:0>; !PROGRAM COUNTER
        10.REG<7:0>;
                      ! INPUT-OUTPUT REGISTER
        RUN<>; !RUN MODE
    ! PROCEDURE TO INCREMENT PROGRAM COUNTER
    INCRPC:=( PC+(PC+1) <7:0>) ! NOTE THAT PC WILL WRAP
  ERALCED
            (DECODE RUN =>
START: -
                             1 If run=8
               STOP;
            ( IR-MIPC) NEXT INCRPC NEXT
                (DECODE 1.BIT => Z-ADDRESS ; Z-M(ADDRESS)<7:0>) NEXT
                (DECODE OP => !INSTRUCTION DECODING
                        ACC-ACC AND M(Z);
                                             ! AND
                        CACC-ACC + M[Z];
                                                       !TAD (SETS CARRY BIT)
                        (M(Z)+(M(Z)+1)<11:0> NEXT (IF M(Z) EQL 0 => INCRPC) ); 11SZ
                        (M[Z]+ACC NEXT ACC+8); !DCA
                        (L-PC NEXT PC-Z);
                                                       !JSR
                        PC-Z;
                                                ! JUMP
                        10.REG-10.BITS;
                                               ! IOT
                         (DECODE UCLASS =>
                            ( (IF IR<6> => INCRPC) NEXT
                                (IF IR<5> => ACC+ NOT ACC) NEXT
                                (IF IR<4> => ACC+8) NEXT
                                (IF IR<3> => CACC+ACC+1) NEXT ! (SETS CARRY BIT)
                                (IF IR<2> => CACC+ACC-1) NEXT ! (SETS CARRY BIT IF BORROW)
                                (IF IR<1> => ACC+ ACC TSR0 1) NEXT
                                (IF IR<0> => ACC+ ACC +SLO 1) ); !END OF UCLASS=0
                            ( (IF IR<6> => INCRPC) NEXT
                                (IF IR<5> => PC+L) NEXT
                                (IF IR<4> => PC+CACC<7:0>) NEXT
                                (IF IR<3> => RUN+8) NEXT
                                (IF (IR<2> AND SIGN.BIT) OR
                                        (IR<1> AND (ACC EQL 8)) OR
                                        (IR<8> AND (NOT SIGN.BIT)) => INCRPC)
                                !END OF UCLASS DECODING
                        !END OF INSTRUCTION DECODING
            ) !END OF RUN=1 HODE
            ) NEXT
                        !END OF INSTRUCTION CYCLE
        START
```

6. The Compiler Output

The compiler produces a listing file (with extension LST) and an "object code" file (with extension RTM). The latter extension stands for Register Transfer Machine.

In other words, the compiler produces code for some idealized machine which executes

register transfer operations.

6.1. Running the Compiler

The following example shows a typical execution. The actual calling procedure

may change from installation to installation. When the compiler starts executing it

prompts the user for the ISP source file name. If there are any error messages they

are printed on the user's terminal as well as in the listing file. When the compilation is

done (the compiler types messages indicating the current phase it is executing) it

automatically calls the MACRO10 assembler and passes to it the name of the RTM file.

At the end of the assembly the user should have the following files (assume the ISP

source is called X.ISP): X.LST, X.RTM, X.REL, as well as the X.ISP file, of course.

ru isp

Input File: mult.isp

ISP COMPILER Thursday 29 Jul 76 23:42:13 MULT. ISP(N655M825)

PAGE 1

Parse Completed.

Optimization Completed.

Semantic Check and Output Follows

ISP:NO ERRORS DETECTED

23:43:57

MACRO: . MAIN

EXIT

A-28

#### 6.2. Example I - Listing

The listing file reproduces the ISPL source program together with any warning and error messages. The listing file is organized in 4 parts: 1) The listing proper, 2) A cross-reference listing indicating the places in the RTM object code were the registers, memories, and labels are being used, 3) A symbol table listing containing all the user and system declared entities, together with their attributes, and 4) A statement table listing containing a readable version of the RTM object code.

```
[881] MULT:=
[881]
         (DECLARE
[882]
        MPD<15:0>;
[882]
        P<15:8>;
        C<15:0>;
[882]
[882]
        STEP := (DECODE P<8> => P+P +SR 8: P+(P+MPD) <15:8> +SR 8)
[863]
         ERALCED
[883]
        L0:=
[883]
                 C-8 NEXT
[884]
                 L1:=
                         STEP NEXT
[884]
[885]
                         C+(C-1) <15:8> NEXT
                         (IF C NEQ 8 => 11)
[805]
[885]
[805]
[805]
        )
(005)
```

#### 6.3. Example I - Symbol Table

There is an entry (1 line) for each user or compiler declared component. These include memory components, labels, and constants. The INDEX column indicates the position in the symbol table of the entity. This index is used to represent the variables in the statement table.

```
ISP COMPILER Thursday 29 Jul 76 22:09:14 TEMP. TMP (N655MB25)
                                                                PAGE 2
         8 10000000
                                                8 '8
         2 10000000
                               .
                                     20
                                                1 'C
                                                         '<8(17):17(8)>
                                                8 'L8
         4 10000100
                                16
   2
         4 10000100
                                                8 'L1
                                           A-29
```

4	2	10000000			20	1	'MPD	'c0(17):17(0)>
5	4	10000100	•	1			MULT	•
6	2	10000000			20	1		'<0(17):17(0)>
7	4	10001100		3			'STEP	•
18	4	10000101		35			'STOP	•
11	3	10000001			1			
12	5	10000001			1			•
13	3	10000001			1			1 and married
14	3	10000001			4		1	•
15	5	18888881			20		17	•
16	18	18888881			1		TTFAAR	
17	7	10000001			21		TTRAAR	
28	7	18888881			20	1 1	TTRANS	thosy sneed a
21	7	10000001			1	•	'XTRAAC	•

The TYPE column describes the type of "variable" stored in a given entry of the symbol table. The valid types are: Memory Array (TYPE=1), Register (2), Constant (3), Label (4), Mask (5), Flag (6), Temporary register (7), and Temporary flag (10). The last two are used for compiler declared variables (for instance, temporary registers are declared in order to store partial results when evaluating expressions).

The FLAGS field contains information used by the compiler. It is displayed as part of the output mainly for debugging purposses (i.e. they show the status of the symbol table entry).

The DEF field is used to store a pointer to an associated symbol table entry. It is used when a memory component, say a register, is defined in terms of a previously declared memory component. For instance, we can declare:

INSTRUCTION.REGISTER<15:0>;

OP.CODE<3:0> := INSTRUCTION.REGISTER<15:12>;

In the symbol table listing, the DEF field for OP.CODE will point to a pseudo register declaration entry, corresponding to INSTRUCTION.REGISTER<15:12>. The DEF field for the latter will point to the main declaration of INSTRUCTION.REGISTER<15:0>.

If INSTRUCTION.REGISTER had been mapped on top of another register or memory

declaration, the DEF fields will chain these definitions. (DEF defines a chain of definitions, the last entry of which is always the main declaration).

The LBL (LaBeL) field associates with every user declared label, an integer used by the compiler. This integer constitutes an internal label.

The BCNT and WCNT (Bit CouNT and Word CouNT, respectively) indicate the number of bits and words for each memory and constant. (The count is given as an octal number).

The PNAME (Print NAME) contains an identifier for each entry. For user declared variables and labels it contains the identifier used in the program (truncated to six characters). Constants are identified by their numeric value (octal). Masks are represented as a pair of octal numbers. These indicate the left and rightmost bit positions of the mask with respect to the right edge of the word (for instance, a binary mask like 00011000 will appear as 4,,3). System declared registers and flags are given compiler generated names.

The last field of the symbol table, WORDS;BITS, contains the list of subcomponents for each user declared memory or register. The list contains the bit (word) names given in the declaration as well as the internal bit (word) names generated and used for the compiler. The compiler generates a position dependent internal bit (word) name which can be used to generate the proper subcarponent accessing code. These position identifiers are indicated in parenthesis, next to the user specified bit (or word) names.

# 6.4. Example I - Cross Reference

INDEX	VAR	S	TATEMEN	TS	
1	'c	,			
	28		24	25	26
2	, ۲8	,			
	33				
3	, F1	,			
	30		32		
4	'MPD	,			
	11				
5	MULT	,			
	34				
6	, b	,			
	5		7	11	13
7	'STEP	,			
	15		23		
10	'STOP	,			
13 11		8			
	7		13	26	
12	θ,,	8			
	5				
- 13		1			
14		18			
	20				
15	17,,	9			
	12		25		
16	'XTFAA	A'			
	26		27		
17	'ZTRAA	H		24	25
	11		12	24	25
<sub>4</sub> 20	'XTRAA	B.			
	12 'XTRAA	٠,	13		
21	7 X 1 KHH	C.	6		
	5		0		

# 6.5. Example 1 - Statement Table

INDEX	LABEL		FLAG	OPCODE	1	DEST .	S	OURC	E1 S	OURC	E2 F	ERGE	PATHS
				START	,							16	
8												10	
1	MULT			'SMERGE									
	(	5)											
2			8	' ISP								2	
3	'STEP	,	1	'SMERGE	Ε,								
	(	7)											
4			8	'ISP	,							3	
5				RBYTE	,	TRAAC	,,	P	,	8.	. 8		
•						( ,21	11		6) (	٠,	121		
6				POPONCE	.,		,	YTDO	00,			14	7,11
			•	'BRANCE	•			~ · · · · ·	211			•-	,,
				RSHFT				_	21,				
7			8	'RSHF I				•					
						( 6	) (		6) (		11)		
. 10				JUIN								14	
11			8	'ADD	,	'XTRAAA	,,	P	,,	MPD	,		
						( 17	) (		6) (		4)		
12				RBYTE	,	ZTRAAB	,,	<b>XTRA</b>	AA'	17.	. 8		
•						( 28	) (		17) (	- ,	15)		
13				POHET	,	( 28	,,	TPO	00,				
13			1.	Non 1		( 6		* 1 MM	201/				
							,,		20, (		11,		
14			8	SMERGE	E'								
15			0	'RETUR	N'		,	STEP	,			3	
	,		1	'RETURI	ľ		1		7)				
16	·L8	,	1	'SMERGE	E'								
	(.	2)											
17				' ISP	,							4	
28				MOVE	,	'C	,		18				
						( 1							
21	'L1	,	1	'SMERGE	,								
•	(	3)		0									
22		3,	8	' ISP	,							5	
				10011									
23			8	'CALL				SIEP				3	
				'DECR			. (		"				
24			8	'DECR	•	ZTRAAA	,,	C	,				
						( 17	) (		1)				
25			9	'RBYTE	,	'C	,,	ZTRA	AA'	17,	, .		
				'RBYTE		( 1	) (		17) (		15)	Te le le	
26			8	'NEQ		*XTFAAA	,,	C	,				
											11)		
27				'IF	,		,	XTFA	AA'			31	31,30
													,
30			4	'JOIN	,		,		,			21	
30				3014			,		21				
				SMERGE			,		31				
31													
32			8	'NOOP	,			LI	,			21	
									3)				
33				NOOP	,		,	Le	,			16	
							(		2)				
34				NOOP	•		,	HULT	,			1	
*									5)				
35	'STOP	1	1	'STOP	,								
	(				4								
									A-3	3			

The LABEL field is used to identify the individual statements.

The FLAGS field, as in the symbol table, is used internally by the compiler. In this particular example, the only flag shown indicates whether the label associated with the instruction was declared by the user (1) or by the compiler(0).

The OPR field contains the operation name. The meaning of most operations should be obvious from their names. Data operations are described as a 3-address assembly-like instruction. The source operands and the destination operand are indicated by their index into the symbol table (columns SRC1, SRC2, and DEST). The RBYTE operation is used to extract a byte from a register. The interpretation of the operation is the following: DESTINATION—SOURCE1<SOURCE2> where destination and source1 are of type register and source2 is a mask. Other non-obvious data operations (not shown in the example) are:

WBYTE (DESTINATION<SOURCE1>←SOURCE2),

READ (DESTINATION←SOURCE1[SOURCE2]), and

WRITE (DESTINATION[SOURCE1]←SOURCE2).

The RTM code uses at most three operands, thus an ISP statement like: A+B[C]<1> compiles into two RTM operations. The first is a READ operation that loads a (compiler generated) temporary register with B[C]. The second operation is a RBYTE that extracts bit 1 of this temporary (the position of this bit is deduced from the declaration of B) and stores it into A. Control operations are slightly more complex. Serial Merge (SMERGEOP) operations are used as merging points for non-concurrent sequences. Parallel merge (PMERGEOP) operations are used as merging points for concurrent sequences. Branch (BRANCHOP) operators select one out of many alternative sequences. These sequences are identified by a list of the labels of their

entry points, given in the same order as the conditional statement in the original ISP.

Diverge (DIVERGEOP) operations are used to initiate simultaneous, concurrent paths.

These paths are, as in the branch operations, indicated by a list of labels.

Branch and Diverge operations also specify the label of the statement following the alternative or concurrent paths. That statement is the "merge" point for the different paths.

The join (JOIN) operator is used as an unconditional jump statement. It generally appears as the last statement of a path, and jumps to the appropriate merging point (a serial or parallel merge). The NOOP operation is used as a control operation. It is generated by the compiler to indicate the end of a block. The statement points to the entry point of the block.

#### 7. References

- [Barbacci, 1973] Barbacci, M. R. and D. P. Siewiorek: "The Automated Exploration of the Design Space for Register Transfer (RT) Systems". First Annual Symposium on Computer Architecture, University of Florida, Gainesville, Florida, December 1973.
- [Bell, 1971] Bell, C. G. and A. Newell: "Computer Structures: Readings and Examples". McGraw Hill Book Company, New York, 1971.
- [Bell, 1972] Bell, C. G., J. Grason, and A. Newell: "Designing Computers and Digital Systems". Digital Press, Digital Equipment Corporation, 1972.

#### 8. Appendix I - The Minicomputer Listing

```
[881] MINI:= (DECLARE ! MEMORY AND REGISTERS
       M(0:#377)<11:0>;
                               IMAIN MEMORY
[882]
        Z<7:0>; !EFFECTIVE ADDRESS REGISTER
[892]
        CACC<12:0>; ! 13 BIT ACCUMULATOR WITH CARRY POSITION
[882]
[882]
                CARRY.BIT<> := CACC<12>;
[882]
                SIGN.BIT<> := CACC<11>;
[882]
                ACC<11:0> := CACC<11:0>;
                       INSTRUCTION REGISTER
[882]
        IR<11:0>;
                OP<11:9> := IR<11:9>;
[882]
[882]
                1.BIT<> := 1R<8>;
                ADDRESS<7:0> := IR<7:0>;
[882]
[882]
                10.BITS<7:0> := IR<7:0>;
                UCLASS<> := IR<7>;
[002]
       L<7:0>; !RETURN REGISTER
[882]
                        PROGRAM COUNTER
[882]
       PC<7:8>;
                     PRUGENT COUNTY
[882]
        10.REG<7:8>;
[882]
        RUN<>; !RUN MODE
          ! PROCEDURE TO INCREMENT PROGRAM COUNTER
[882]
          INCRPC:=( PC+(PC+1) <7:8>) ! NOTE THAT PC WILL WRAP
18821
[883]
        ERALCED
                    (DECODE RUN =>
[003] START:=
[884]
                STOP;
                              ! If run=8
[884]
                IR-MIPC) NEXT INCRPC NEXT
                (DECODE 1.BIT => Z+AODRESS ; Z+M(ADDRESS] <7:0>) NEXT
[884]
[884]
                (DECODE OP => !INSTRUCTION DECODING
                        ACC-ACC AND HIZI; !AND
[884]
                                                       !TAD (SETS CARRY BIT)
[884]
                        CACC+ACC + M(Z):
                        (M[Z]+(M[Z]+1)<11:8> NEXT (IF M[Z] EQL 8 => INCRPC) ); 115Z
[884]
                        (MIZ) -ACC NEXT ACC-8); !DCA
[884]
[884]
                        (L+PC NEXT PC+Z);
                                                       !JSR
                                                ! JUMP
[884]
                        PC+Z;
[884]
                        10.REG+10.BITS;
                                                ! IOT
                        (DECODE UCLASS =>
[884]
                            ( (IF IR<6> => INCRPC) NEXT
[ARA]
                                (IF IR<5> => ACC+ NOT ACC) NEXT
[884]
                                (IF IR<4> => ACC+8) NEXT
[884]
                                (IF IR<3> => CACC+ACC+1) NEXT ! (SETS CARRY BIT)
[ARA]
                                (IF IR<2> => CACC+ACC-1) NEXT ! (SETS CARRY BIT IF BORROW)
[004]
[884]
                                (IF IR<1> => ACC+ ACC + ACC + SR8 1) NEXT
                                (IF IR<0> => ACC+ ACC TSL0 1) ); !END OF UCLASS=0
[884]
                               (IF IR<6> => INCRPC) NEXT
[884]
[884]
                                (IF IR<5> => PC+L) NEXT
                                (IF IR<4> => PC+CACC<7:8>) NEXT
[884]
[884]
                                (IF IR<3> => RUN+8) NEXT
                                (IF (IR<2> AND SIGN.BIT) OR
[884]
[884]
                                        (IR<1> AND (ACC EQL 8)) OR
[894]
                                        (IR<0> AND (NOT SIGN.BIT)) => INCRPC)
18841
                                !END OF UCLASS DECODING
[884]
[884]
                        !END OF INSTRUCTION DECODING
               IEND OF RUN=1 MODE
[884]
                        IEND OF INSTRUCTION CYCLE
[804]
            ) NEXT
[884]
       START
[884] )
```

8 1 2 3 4 5 6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10000000 10010000 10100000 10100000 10100000 10100000 10100000 10010000 10100000 10100000 10100000 10100000 10100000 10100000 10100000 10100000 10100000 10100000 101000000	8 4 16 5 5 6 15 8 28 8 17 17	8 8 8 8 8 8 8 8 8 8 8	8 8 8 8 8 8 8	14 18 1 14 15 1 1 1 0	1 1 1 1 1 1 1	'CACC 'CACC 'CACC 'CACC 'CACC 'CARRY '1.BIT	
2 3 4 5 6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10010000 10100000 10100000 10100000 10100000 10010000 10010000 10010000 100100000 10100000 10100000 10100000 10100000 10100000	16 5 5 6 15 8 20 8 17 17	8 8 8 8 8 8	8 8 8 8 3 8	10 1 14 15 1 1 1	1 1 1 1 1 1	'ADDRES 'CACC 'CACC 'CACC 'CACC 'CACC 'CACC 'CARRY 'I.BIT	S'<8(7):7(8)> '<13(8)> '<8(13):13(8)> '<8(14):14(8)> '<14(8)> .'
3 4 5 6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10100000 10100000 1000000 10100000 10010000 10010000 1001100 1001100 100100000 10100000 10100000 10100000 101000000	5 6 5 6 15 8 20 8 17 17	8 8 8 8 8 8 8	0 0 0 0 0 3 0	1 14 15 1 1 1	1 1 1 1 1	'CACC 'CACC 'CACC 'CACC 'CACC 'CARRY '1.BIT	'<13(0)> '<0(13):13(0)> '<0(14):14(0)> '<14(0)>
4 5 6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1819999 1899999 1919999 1919999 19919999 19919999 199199	5 6 15 8 20 8 17 17	8 8 8 8 8 8	8 8 8 8 3 8	14 15 1 1 1 0	1 1 1 1 1	'CACC 'CACC 'CACC 'CACC 'CARRY 'I.BIT	'<8(13):13(0)> '<8(14):14(0)> '<14(0)>
5 6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2	1000000 1010000 1001000 1001000 1001100 1001100 10010000 10100000 10100000 10100000 10100000 10100000	8 5 6 15 8 28 17 17	8 8 8 8	8 8 8 3 8	15 1 1 1 0	1 1 1 1	'CACC 'CACC 'CARRY 'I.BIT	'<8(14):14(0)> '<14(0)>
6 7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2	10100000 10010000 10010000 10001100 1001100 100100	5 6 15 8 28 17 17	8 8 8 8	8 8 8	1 1 0	1 1 1	'CACC 'CARRY '1.BIT	'<14(0)> .'
7 18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2	10010000 10010000 10001100 10010000 1000000	6 15 8 28 8 17 17	8 8 8	3 0	1 1 0	1	'CARRY	The state of the state of the state of
18 11 12 13 14 15 16 17 28 21 22 23 24 25 26	2 4 2 2 2 2 2 2 2 2 2 2	10010000 10001100 10010000 10000000 10100000 10100000 10100000	15 8 28 8 17 17	8 8 8	3 8	1	1	'1.BIT	
11 12 13 14 15 16 17 28 21 22 23 24 25 26	4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10001100 10010000 10000000 10100000 10100000 10100000	0 20 8 17 17 17	8	3 8 8				
12 13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10616800 10000000 10100000 10100000 10100000	20 8 17 17 17	8	8		•	TINCOD	
13 14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2 2 2 2	18000008 1810088 1810080 1810080 1810088	17 17 17	8		10		'INCRP	T'<8(7):7(8)>
14 15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2	10100000 10100000 10100000 10000000	17 17 17	0		18	i	C. C	G'<8(7):7(8)>
15 16 17 28 21 22 23 24 25 26	2 2 2 2 2 2	10100000 10100000 10000000	17 17			3		'IR	
16 17 28 21 22 23 24 25 26	2 2 2 2 2	10100000 10000000	17	0	8	1	1	'IR	'<11(2):13(0)> '<10(0)>
17 28 21 22 23 24 25 26	2 2 2 2	10000000		8	9	10	i	'IR	'<0(7):7(0)>
28 21 22 23 24 25 26	2 2 2	man and an area.	8		9	14	1	'IR	'<0(13):13(0)>
21 22 23 24 25 26	2	10100000	17			18	1	'IR	'<8(7):7(8)>
22 23 24 25 26	2	10100000	17		8	1		'IR	'<7(8)>
23 24 25 26		10000000	9	8	8	18		'L	'<8(7):7(8)>
24 25 26		10000000	8	8	8	14	488		'[377(377):0(0)]<0(13):13(0)>
25 26	-	10000000	8		1	8		MINI	,
26		10010100	14	8	ė	3	1	'0P	'<11(2):13(0)>
		10010000	8	8		18	i	'PC	'<8(7):7(8)>
27		10000000	8	8	8	1	i	'RUN	,
38	2000	10010000	3	8	8	i	i	'SIGN.	,
31		10000100			18		i	START	
32		10000101			161			STOP	
33		10010000	21	0	8	1	1	UCLAS	5,
34		10000000	8			10	A SHOWING	'Z	'<0(7):7(0)>
35		10000001		8	8	1		8,,	•
36		10000001		8		1		٠,,	
37	-	10000001			8	1			
48		10000001				1		1,,	1
41	5	16000001				1		2,,	2
42		10000001			8	1		3,,	3
43	-	10000001				1		4,,	4
44		10000001				1		5,,	5
45		10000001	8		8	1		6,,	6
46	5	10000001		8		10		7,,	
47	5	10000001	8			14		13,,	
50	18	10000001				1		TTFAA	4'
51	7	10000001				14		'XTRAA	4'
52		10000001				15		'XTRAA	
53	7	10000001				14		'ZTRAA	
54	7	18888881				1		TRAN	),
55		10000001				1		'XTRAA	
56	7	1000001			8	1		'ZTRAN	,
57	7	10000001				11		'XTRAA	,
68		10000001				1		'XTRAA	1'

THE REPLACE THE PROPERTY OF TH

INDEX	VAR	STATEME	NTS					
1	'ACC							
	27	32	46	47	67	73	77	183
		107	113	140				
2	'ADDRES'							
	20	22						
5	'CACC '							
	32	77	103	130				
7	'CARRY.							
18	'1.BIT '							
	17							
11	'INCRPC'							
	7	16	43	63	120	151		
12	'10.BIT'							
	56							
13	'10.REG'							
	56							
17	'IR '							
	15	61	65	71	75	101	185	111
	٠, ،	116	122	126	132	136	141	145
22								
23	'H '	124						
23	15	22	26	31	34	37	40	46
24	'HINI '		20	31	34	3/	••	-
• • •	168							
25	'OP '				114			
-	25							
26	'PC '						401	
	5	6	15	51	52	54	124	130
27	'RUN '							
	12	134						
38	'SIGN.B'							
	137	144						
31	'START '							
	156	157						
32	'STOP '							
	13							
33	'UCLASS'							
	60							
3,	'Z '							
	20	23	26	31	34	37	40	45
25		52	54					
35	8,, 8							
36	111	145						
30	41	148						
37	1							
3.	187	113						
40	1,, 1							
	-,, •							

	105	141							
41	2,, 2								
42	101	136							
42	3,, 3 75	132							
43	4,, 4	132							
	71	126							
44	5,, 5								
	65	122							
45	6,, 6								
	61	116							
46	7,, 8	23	130						
47	13,, 0	20	130						
•	36								
50	'ZTFAAA'								
	41	4.	148	142					
51	'ZTRAAA'								
	22	23	26	27	31	32	34	35	
52	'ZTRAAB'	48	41						
52	35	36							
53	'XTRARC'	30.							
	36	37				.:			
54	'2 TRANII'								
	61	62	65	66	71	72	75	76	
		101	102	105	106	111	112	116	117
		122	123 147	126 15 <b>0</b>	127	132	133	136	137
55	'XTRARE'	1	147	130					
	141	142	143						
56	'ZTRAAF'								
	144	146							
57	'ZTRAAG'								
	5	6							
68	'7TRAAH'	146	147						
	145	140	14/						

INDEX	LABEL	FLAG	OPCODE	DEST	SOUR	ICE1 SO	URCE2 M	ERGE	PATHS	
			LCTORT					18		
9	'mini	, 1	'START					10		
	( 24		SHERGE							
2	. 24		'ISP	,				2		
3	' INCRPC		SMERGE							
	( 11		3.1.2.1.02							
4			'ISP					3		
5			'INCR	* * XTR	AAG''PC	•				
				(	57) (	26)				
6			'RBYTE	PC	''ZTR	AAG'	7,, 8			
				(	26) (		46)			
7			'RETURN	•	'INC	RPC'		3		
					(	11)				
18	START		SMERGE	•						
	( 31									
11		0	'ISP					4		
12			'BRANCH		0.000	•		155	13,15	
						27)				
13		8	, TO IM			P '		161		
14			NIDL'	,	(	32)		155		
15				''IR	***	" PC	. ,	122		
13		•	KEHU		17) (		26)			
16		8	'CALL	,`		RPC'	20,	3		
-			0		(	11)		•		
17			'BRANCH	,		IT '		24	20,22	
					(	18)				
28		8	'MOVE	''Z	''ADD	RES'				
				(	34) (	2)				
21		8	'JOIN					24		
22		8	'READ	' 'ZTRE	IAA''H	''AD	DORES'			
				(	51) (	23) (				
23		8	RBYTE		''XTR		7,, 8			
24			1045005	(	34) (	51) (	46)			
24 25		8	'SMERGE		100				20 21 24	
23		68	BKHNCH		, Ob	1000		154	26,31,34,	46,51,54,56,
		••			(	251				
26			'READ	127RF		,,,	,			
				(	51) (	23) (				
27		8	'AND		"'ACC					
					1) (	1) (				
30		0	2011					154		
31		0	'READ	'ZTRP	H''AA	''Z	,			
					51) (		34)			
32		8	' ADD		''ACC					
				(	5) (	1) (	51)			
33			'JOIN					154		
34		8	'READ	ATRE	61) (	22.4				
35			'INCR		51) (  AB''XTR		34)			
33			INCK		52) (	51)				
36			'RBYTE		AC' TRE	PAR' 1	3			
0.000							-,,			

```
( 53) ( 52) ( 47)
37
                'WRITE ''M ''Z ''XTRAAC'
                      ( 23) (
                                34) ( 53)
                               ", Z ,
48
                'READ ''XTRAAA''H
                     ( 51)( 23)( 34)
                    "XTFAAA" XTRAAA"
                'EQL
41
                     ( 50) ( 51) (
                                      36)
               'IF ' 'XTFAAA' ( 58)
'CALL ' 'INCRPC'
43
                          ( 11)
44
                'SMERGE'
                'JOIN '
45
                                          154
                'WRITE ''M ''Z ''ACC
46
                ( 23) (
                                34) ( 1)
                'CLEAR ''ACC '
47
                'JOIN '
                'MOVE ''L ''PC
51
                     ( 22) ( 26)
                'HOVE ''PC
                          "7
                     ( 26) ( 34)
                'JOIN '
                'JOIN ' ... 'YOVE ''PC ''Z '
53
                     ( 26) ( 34)
55
                'JOIN '
                'MOVE ''10.REG''10.BIT'
56
                      ( 13) ( 12)
57
                         'UCLASS'
68
                           ( 33)
                'RBYTE ''XTRAAD''IR '
61
                     ( 54) ( 17) (
                        'XTRAAD'
62
                          ( 54)
                CALL '
                           'INCRPC'
                           ( 11)
64
                'SMERGE'
                'RBYTE ''XTRAAD''IR ' 5,, 5
                     ( 54)( 17)( 44)
                        'XTRAAD'
66
                'NOT ''ACC ''ACC '
67
                     ( D( D
                'SMERGE'
78
                'RBYTE ''XTRAAD''IR ' 4,, 4
                     ( 54) ( 17) ( 43)
                         'XTRAAD'
72
                'CLEAR ''ACC '
73
                     (, ,
                'RBYTE ''XTRAAD''IR ' 3,, 3
75
                      ( 54) ( 17) ( 42)
```

INDEX	LABEL	FLAG	OPCODE DEST SOURCE1 SOURCE2 HERGE P	WTHS
76		•	'IF ' 'XTRRRO' 100 1 ( 54) 'INCR ''CRCC ''RCC '	90,77
77			'INCR ''CACC ''ACC '	9/1/83*
			( 5)( 1)	
188		8	'SMERGE'	
101		9	'RBYTE ''XTRAAD''IR ' 2,, 2	
100			( 54) ( 17) ( 41) 'IF ' 'XTRARD' 104 1 ( 54) 'DECR ''CRCC ''ACC '	
102		8	TE TRANSPORT	64,163
183		8	10500 110000 11000 1	
103		•	( 5) ( 4 Met 1) "Deleta" " Jeneta"	cap.
184			'SMERGE'	
185			PROVIE "TORON" IP ' 1 1	851
			( 54) ( 17) ( 40) 'IF ' 'XTRANO' 110 1 ( 54)	
106			'IF ' 'XTRAAD' 110 1	10, 107
			( 54)	
187			'RSHFTO''ACC ''ACC '	
			( 1)( 1)( 37)	
110		0	'SMERGE'	1/4
111			'RBYTE ''ZTRAAD''IR ' ., .	
			( _ 54) ( _ 17) ( _ 35)	
112		8	'IF ' 'XTRAAO' 114 1 ( 54)	14,113
113				311
113		8	(1)(1)(37)	1300
114		8	'SHERGE'	
115			, IUIN , 123	13373591
116			'RBYTE ''XTRAAD''IR ' 6,, 6 _ ( 54)( 17)( 45)	
			( 54) ( 17) ( 45)	
117			'IF ' 'XTRAAD' 121 1	21,120
			'IF ' 'XTRAD' 121 1; ( 54) 'CALL ' 'INCRPC' 3 ( 11) 'SHERGE'	1100
129		9	'CALL ' 'INCRPC' 3	
			( 11)	
121		8	'SMERGE'	
122		9		
122			( 54)( 1/)( 44)	
123		8	'IF ' '2TRAD' 125 1: ( 54)	25, 124
124				
			( 26) ( 22)	
125		8		
126			'RBYTE ''XTROAD''IR ' 4 4	
			( 54) ( 17) ( 43)	
127			'IF ' 'XTRAAD' 131 1	31,130
			( 54)	
130		8	'RBYTE ''PC ''CACC ' 7,, 0	
			( 26) ( 5) ( 46)	
131			'SMERGE'	
132			'RBYTE ''XTRAAD''IR ' 3,, 3 ( 54)( 17)( 42)	
133			'IF ' 'XTRANO' 135 1:	as 124
200			( 54)	13, 134
134			'CLEAR ''RUN '	
			( 27)	

TeamsWafred Lightness 191

INDEX	LABEL	FLAG	OPCODE	DEST	SOUR	CE1 S	OURCE 2	MERGE	PATHS
135			SMERGE	. 91.5					
136			RBYTE		90''IR	,	2 2		
					54) (				
137			'AND		RO''ZTR				
•••			******		54) (				
148			'EQL						
140					58) (				
141		8	RBYTE						
141		•	MOTIE		55) (				
142		8	LOND						
142		•	'AND						
					55) (				
143		8	'OR						
					54) (				
144		9	'NOT						
					56) (				
145		9	'RBYTE	"XTRA	AH''IR	,	8,, 6		
				( )	68) (	17) (	35)		
146		8	' AND	"XTRA	AH''ZTR	HAH''	ZTRAAF'		
				( (	60) (	68) (	56)		
147			'OR	"XTRA	RO''XTR	990''	TRAAH'		
				( .!	54) (	54) (	68)		
150		8	'IF	,	'XTR	AAD'		152	152,151
					(	54)			10/19/10
151			'CRLL	,	' INC	RPC'		3	
						11)			
152		8	'SMERGE	,					
153		8	'SMERGE						
154			'SMERGE						
155		0	'SMERGE						
156			'NOOP		'STR	PT ,		18	
130			11001			31)			
157		8	'JOIN	,	STA			18	
13/			3014			31)		70	
160			'N00P	,	'MIN'			1	
100			MUUP		0.00171000	-			
101	'STOP	. 1	'STOP	,	•	24)			
161	( 32	_	3108						

# 9. Appendix II - ISPL Reserved Keywords

The following keywords and identifiers are reserved in the language:

```
AND
BAILOUT
DECLARE
DECODE
DELAY (not described in this manual)
EQL
EQV
ERALCED
GEO
GTR
IF
LSS
LEQ
MACRO
MINUS
NEQ
NEXT
NOT
OR
STOP
TST
WAIT
       (not described in this manual)
XOR
```

### 10. Appendix III - The XTOP19.REO File

Taple Compiler total a transport

```
XTTESTOP=#200,
XTEQLOP=#201,
XTNEQOP=#202,
XTLSSOP=#283,
XTLEQOP=#284,
XTGEQOP=#205,
XTGTROP=#286,
XTHOVEOP=#210,
XTCLEAROP=#211,
XTN00P-#212,
XTUBYTEOP=#213,
XTRBYTEOP=#214,
XTREADOP=#228,
XTHRITEOP=#221,
XTLROTOP=#226,
XTRROTOP=#227,
XTNOTOP=#238,
XTINCROP=#231,
XTDECROP=#232,
XTLSHFTOP=#233,
XTRSHFTOP=#234,
XTANDOP-#235,
XTOROP=#236,
XTXOROP=#241,
XTEQVOP=#242,
XTADDOP=#243,
XTSUBOP=#244,
XTLSHFT10P=#245,
XTRSHFT10P=#246,
XTLSHFT80P=#247,
XTRSHFT80P=#258,
XTCONCOP=#251,
XTNEGOP=#252.
XTSUBTHOOP=#253,
XTMULTOP=#388,
XTDIVOP=#301,
XTIFOP=#350,
XTRETURNOP=#351,
XTISPOP=#352,
XTPJOINOP=#353,
XTBAILOUTOP-#361,
XTCALLOP=#363,
XTJOINOP=#365,
XTBRANCHOP=#371,
XTDIVERGEOP-#372,
XTSMERGEOP=#373,
XTPMERGEOP-#374,
XTSTARTOP=#378,
XTSTOPOP=#377,
```

!Two's Complement Subtract

#### 11. Appendix IV - The Multiplier MACRO10 Format

Another version of the RTM code intended for machine consumption consists of a MACRO10 program in which all the information in the symbol and statement tables is encoded as MACRO10 statements (all of which are in fact, data definition statements).

In order to understand the RTM file (the ISP and listing files associated with this example were described previously, in the section describing the compiler output), the reader should have a working knowledge of BLISS10, enough to understand the SIMISP.REQ file describing the structure of the MACRO10 statements. The SIMISP.REQ file is given after the example.

```
; ARF ISP COMPILER - JUNE 1976
         THOSEG
         INTERN SYTABL, STTABL, SYTOP, STTOP, ISPTIT
         INTERN ISPENM, ISPEXT, ISPOAT, ISPTIM, ISPPPM, ISPVER
         RELOC 400000
788885: EXP
                  8, 17, 17, 8, -1
789883: EXP
                  0,17,17,0,-1
780001: EXP
                 0,17,17,0,-1
$80025: EXP
                 27,26
$88886: EXP
                 7,11
         RELOC
SYTABL:
         BYTE
                  (9) 0, 200 (18) 0, 0, 0, 0, 0 (36) 'e
         BYTE
                  (9)2,200(18)0,0,20,0,7B0001(36)'C
                                                         ',1
         BYTE
                  (9)4,204(18)0,17,8,8,8(36)'L1
         BYTE
                  (9)2,200(18)0,0,20,0,%B0003(36) MPD
                                                         ',1
         BYTE
                  (9)4,204(18)0,1,0,0,0(36)'MULT ',0
                                                         ',1
         BYTE
                  (9)2,288(18)8,8,28,8,280805(36)'P
         BYTE
                  (9)4,214(18)0,3,0,8,8(36)'STEP ',8
         BYTE
                  (9)4,205(18)8,32,8,8,8(36)'STOP ',8
         BYTE
                  (9)5,201(18)0,0,1,8,0(36)
                 (9)3,201(18)0,0,1,0,8(36)
         BYTE
         BYTE
                  (9)3,201(18)0,0,1,0,0(36)
         BYTE
                  (9)3,201(18)0,0,4,0,0(36)
                                                  10,0
                  (9)5,201(18)0,0,20,0,8(36)17000000,0
         BYTE
         BYTE
                  (9)18,201(18)0,0,1,0,0(36)'XTFAAA',0
         BYTE
                  (9)7,201(18)0,0,21,0,0(36)'XTRAAA',8
         BYTE
                  (9)7,281(18)8,8,28,8,8(36)'XTRARB',8
         BYTE
                  (9)7,201(18)0,0,1,0,0(36)'XTRARC',0
STTABL:
         BYTE
                  (9) 8, 376 (18) 2361 (12) 8, 8, 8 (18) 8, 16, 8, 8
         BYTE
                  (9)1,373(18)5261(12)8,8,8(18)8,8,8,4
         BYTE
                  (9)0,352(18)4301(12)0,0,0(18)0,2,0,0
                  (9)1,373(18)5261(12)0,0,8(18)0,0,0,6
         BYTE
         BYTE
                  (9) 8, 352 (18) 4301 (12) 0, 8, 8 (18) 0, 3, 8, 8
```

```
BYTE
                    (9) 8, 214 (18) 11221 (12) 28, 5, 18 (18) 8, 8, 8, 8
          BYTE
                    (9)8,371(18)13461(12)8,28,8(18)2,14,$88886,8
          BYTE
                    (9) 8, 234 (18) 7878 (12) 5, 5, 11 (18) 8, 8, 8, 8
          BYTE
                    (9) 8, 365 (18) 2341 (12) 8, 8, 8 (18) 8, 14, 8, 8
          BYTE
                    (9) 8, 243 (18) 7121 (12) 16, 5, 3 (18) 8, 8, 8, 8
          BYTE
                    (9) 8, 214 (18) 11221 (12) 17, 16, 14 (18) 8, 8, 8, 8
          BYTE
                    (9) 0, 234 (18) 7070 (12) 5, 17, 11 (18) 0, 0, 0, 0
          BYTE
                    (9) 8, 373 (18) 5261 (12) 8, 8, 8 (18) 8, 8, 8, 8
          BYTE
                    (9) 8, 351 (18) 1421 (12) 8, 6, 8 (18) 8, 3, 8, 8
          BYTE
                    (9) 0, 210 (18) 10021 (12) 1, 13, 0 (18) 0, 0, 0, 0
                    (9)1,373(18)5261(12)0,0,0(18)0,0,0,2
          BYTE
          BYTE
                    (9)0,352(18)4301(12)0,0,0(18)0,4,0,0
          BYTE
                    (9) 0, 363 (18) 2401 (12) 0, 6, 0 (18) 0, 3, 0, 0
          BYTE
                    (9) 0, 232 (18) 18024 (12) 16, 1, 0 (18) 0, 8, 0, 0
                    (9) 0, 214 (18) 11221 (12) 1, 16, 14 (18) 0, 0, 0, 0
          BYTE
          BYTE
                    (9) 0, 202 (18) 7042 (12) 15, 1, 11 (18) 0, 0, 0, 0
          BYTE
                    (9) 0, 350 (18) 6241 (12) 0, 15, 0 (18) 2, 27, $88025, 0
          BYTE
                    (9)4,365(18)2341(12)0,2,8(18)8,17,0,0
          BYTE
                    (9) 8, 373 (18) 5261 (12) 8, 8, 8 (18) 8, 8, 8, 8
          BYTE
                    (9)0,212(18)212(12)0,2,0(18)0,17,0,0
          BYTE
                    (9) 0, 212 (18) 212 (12) 0, 4, 0 (18) 0, 1, 0, 0
          BYTE
                    (9)1,377(18)1441(12)8,8,8(18)8,8,8,7
SYTOP: EXP
                    28
STTOP: EXP
                    'Friday 23 Jul 76 19:22:58 TEST. ISP[N655MB25]'
ISPTIT: ASCIZ
                   'TEST
ISPFNM: SIXBIT
                   'ISP
ISPEXT: SIXBIT
ISPDAT: ASCI
                    '23 Jul 76'
ISPTIM: ASCIZ
                   '19:22:58'
ISPPPN: EXP
                   32548, 334165
ISPVER: EXP
                    0,0,0,0
```

The MACRO10 program starts by declaring certain symbols to be accessible to separately compiled modules. This is done with the INTERN MACRO10 operator. The symbols in question are the base address for the symbol and statement tables and the number of entries in each table (actually the index of the last entry, the first entry has index 0). The user therefore can access the symbol table entries between SYTABL[0,<fieldname>] and SYTABL[@SYTOP,<fieldname>] and the statement table entries between STTABL[0,<fieldname>] and STTABL[@STTOP,<fieldname>].

The MACRO10 program is divided in two segments, the high segment contains the bit and word lists of the symbol table, as well as the label lists of the statement table. The low segment contains the symbol and statement tables properly.

The bit and word lists are declared as a list of expressions, using the EXP MACRO10 operation, each element of the list takes a full word on the PDP-10. Each bit and word list is identified by a label of the form: 2Bnnnn for bit lists and 2Wnnnn for word lists were nnnn is the index of the symbol table associated with the bit/word list. Every element of a bit/word list appears as a pair of consecutive elements in the EXP statement. The first (odd) element is the bit/word name. The second (even) element is the bit/word position. The bit/word list ends with a -1 as a bit/word name element.

The statement table label lists appear as lists of expressions, again using the EXP operation. These lists are identified by a label of the form \$nnnnn were nnnnn is the index of the statement table associated with the label list. There is no need for a special list terminator, the statement table entry contains a count or vector length for its label list, if any.

#### 12. Appendix V - The SIMISP.REO File

#### 12.1. The Statement Table

#### MACRO

IASSORTED FLAGS FOR THE STATEMENT STFLAGS=0,27,95, STOPERATION=0, 18,9\$, IOPERATION CODE. SEE XTOP.REQ ARE OPERATION CODE STARFOP=8,8,18\$, STDESTINATION=1,24,12\$, !DESTINATION VARIABLE SYMBOL TABLE INDEX STSOURCE1=1,12,12\$, ISOURCEL VARIABLE SYMBOL TABLE INDEX STSOURCE2=1, 0, 12\$, !SOURCE2 STSCOUNT=2, 18, 18\$, INUMBER OF ELEMENTS IN STSLIST. STLABEL=3, 0, 18\$, ISYMBOL TABLE INDEX OR 8. STMERGELABEL=2, 0, 18\$, !LABEL OF THE ASSOC. MERGE STATEMENT FOR EXTDIVERGE , XTBRANCH AND XTCALL OPS. !LABEL OF ASSOC. STATEMENT FOR XTCALLOP. POINTER TO VECTOR OF SUCCESSOR STATEMENTS. STSLIST=3, 18, 18\$; ISTSUCSTRUCT IS MAPPED ONTO THE VECTOR

BIND ITHE STTABLE FLAGS

STUSERLAB=110, ISTATEMENT LABEL HAS DECLARED BY USER
STBREAK=111, IBREAK FLAG. SIMULATOR BREAKS AFTER FLAGGED
ISTATEMENTS ARE EXECUTED

STTRACE=112, ITRACE FLAG. SIMULATOR HILL PRINT VARIABLES
I AFTER EXECUTION.

STRECORD=113, IRECORD THE SIMULATED TIME OF EACH EXECUTION

STRECORD=173, RECORD THE SIMULATED TIME OF EACH EXECUTION
STIGNORED=174, FLAGS DIVERGE, PHERGE AND ASSOC. JOINS AS
IDELETED STATEMENTS!!

STOPAQUE=115, ! DISABLES READ/WRITE/ACCESS TALLY
STETCETC=8; !ADD ANY OTHER FLAGS YOU LIKE

BIND

STENTRYSIZE=4; !4 WORDS/ENTRY

STRUCTURE STSTRUCTURE(INDEX, HORD, P,S) = (.STSTRUCTURE+.INDEX+STENTRYSIZE+.HORD) <.P,.S>;

EXTERNAL STSTRUCTURE STTABLE; !THE STATEMENT TABLE
EXTERNAL STTOP; !THE INDEX OF THE LAST STTABLE ENTRY (STARTING FROM #)

MACRO

STSUCLABEL=18,18\$, ITHE SUCCESSOR LABEL
STSUCINDEX=8,18\$; ITHE SUCCESSOR INDEX

STRUCTURE STSUCSTRUCT(WORD, P, S) = (.STSUCSTRUCT+.WORD) <.P, .S>;

#### 12.2. The Sumbol Table

#### MACRO SYTYPE=0,27,9\$, THE ENTRY TYPE (1=MEMORY, 2=REGISTER, 3=CONSTANT, 14=LABEL, 5=MASK, 6=FLAG, 7=TREGISTER, #18=TFLAG) SYFLAGS=0, 18, 9\$, IASSORTED FLAGS FOR THE ENTRY SYDEFINITION=0,0,18\$, INDEX OF ASSOCIATED ENTRY. USED FOR REG-DEFINITIONS SYLABEL=1,18,18\$, INTERNAL STATEMENT TABLE INDEX FOR ENTRIES OF TYPE=4 SYBITCHT=1,0,18\$, INUMBER OF BITS/HORD OR CONSTANT LENGTH SYMRDPTR=2,18,18\$, !POINTER TO HORD LIST (ONLY FOR TYPE=1) SYBITPTR=2.0,18\$, POINTER TO BIT LIST (ONLY FOR TYPE=1 OR 2) ! SIXBIT STRING FOR VARIABLES, VALUE FOR SYPNAME = 3, 8, 36\$, (CONSTRNTS AND MASKS (LEFTBIT, , RIGHTBIT) INUMBER OF HORDS (ONLY FOR TYPE=1) SYHRDENT=4.8.36\$; BIND SYENTRYSIZE = 5. 15 WORDS/ENTRY SYSYSTEMVAR=110. ISYSTEM DECLARED VAR. (TYPE=3,5,7,#10) SYBREAK = 111. IBREAK FLAG. USED ONLY FOR LABELS. SYTRACE=112, TRACE FLAG. SIMULATOR TELLS AFTER VARIABLE IS WRITTEN INTO. INDICATES VAR. IS LEFT HALF OF REG-DEFINITION SYPRIMARY=114. SYSECONDARY=115. !INDJCATES VAR. IS RIGHT HALF OF REG-DEFINITION SYBITADDRESS=116, INDICATES STORAGE IS BIT ADDRESABLE FOR SYTYPE ABOVE TYPEMEMORY=1, TYPEREGISTER=2, . " TYPECONSTANT=3, ! " TYPELABEL=4. . . TYPEMASK=5. . " TYPEFLAG=6, TYPETREGISTER=7, TYPETFLAG=8;

STRUCTURE SYSTRUCTURE(INDEX, MORO, P, S) = (.SYSTRUCTURE+.INDEX+SYENTRYSIZE+.MORD) <.P, .S>;

EXTERNAL SYSTRUCTURE SYTABLE; !THE SYMBOL TABLE EXTERNAL SYTOP; !THE NUMBER OF ENTRIES -1 (I.E. MAX INDEX)

STRUCTURE IVECTOR[NDX] = (1) (... IVECTOR+. NDX) < 0.36>;

EXTERNAL ISPTIT, ISPFNAM, ISPEXT, ISPPPN, ISPDAT, ISPTIM, ISPVER;

### 12.3. Table Diagrams

Z	THE THREE PRINCIPLES AND A SECURE OF THE PRINCIPLE OF THE	
1	STFLAGS I STOPERATION I STARFOP	1
	STOESTINATION   STSOURCE1   STSOURCE2	
		1
	STSLIST I STLABEL	1
-	STSUCINDEX I STSUCLABEL I 1ST SUCCESSOR	
1	277	
1	STSUCINDEX I STSUCLABEL I "STSCOUNT"TH S	UCCESSO
1	-1 1 -	
-		
1	SYTYPE I SYFLAGS I SYDEFINITION	ī
,	SYLABEL I SYBITCHT	ī
	SYMROPTR I SYBITPTR	ī
1	SYPNAME	ī
ı	SYURDONT	ī
	(400 d	
1	FIRST WORD/BIT NAME I	
1	FIRST WORD/BIT POSITION I	
1	LAST HORD/BIT NAME	
ı	LAST HORD/BIT POSITION	
•	-1	

A User's Guide to the ISPL Simulator

Mario R. Barbacci
Department of Computer Science
Carnegie-Mellon University
Pittsburgh, Pa.

# TABLE OF CONTENTS

		SECTION	AGE
1	Intro	duction	. 3
		sets with 2021 and at octubilities C.P.	
2	From	ISPL to RTM and Beyond	4
3	The C	Command Language	6
	3.1	START and CONTinue	7
	3.2	EXIT	. 7
	3.3	READ and DUMP	7
	3.4	ECHO and DECHO	8
	3.5	RADIX	. 8
	3.6	CTR, SETCTR, and OUTCTR	. 8
	3.7	OPAQUE and DOPAQUE	9
	3.8	VALUE and SETVALue	9
	3.9	TRACE, UTRACE, DTRACE, and TELLTRace	10
	3.10	BREAK, DBREAK, and TELLBReak	10
	3.11	SBREAK, DSBREAK, and TELLSBreak	10
	3.12	ICONNEct and OCONNEct	10
	3.13	HELP	11
4	Stora	ge Mapping	12
	4.1	Allowable Types of Mapping	
5	Exam	ples	15

### ISPL Simulator: User's Manual

5.1	Linking the Compiler Output with the Simulator	•	15
5.2	Running the Simulator		16
5.3	Executing Selected Procedures		18
5.4	Reading Command Files		19

propert. Special thanks are one to the users of the system for their contains and

suggestions where it them: It blanks that I is so don't his to be an in the party of

Siervici et (Chru), and ST Zuckerman (KRL)

# Abstract

The simulator described in this manual will interpret the output of the ISPL compiler, the RTM code, thus allowing the users a generalized computer architecture simulation facility. This manual describes the commands available to the users.

# Acknowledgements

The ISP simulator is a much improved version of a primitive system developed by S. Rodkey at CMU during the spring of 1975. The system was modified and expanded by Greg Lloyd of the Naval Research Laboratory during the Fall of 1975. The system was further enhanced by the author during the Winter and Spring of 1976. Many commands and features were added to the system as part of the Army/Navy CFA project. Special thanks are due to the users of the system for their comments and suggestions, among them: H. Elovitz (NRL), R. Gordon (NUSC), R. Howbrigg (NUSC), D. Siewiorek (CMU), and S. Zuckerman (NRL).

### 1. Introduction

The ISPL compiler translates Computer Architecture (Instruction Set)

Descriptions written in a subset of ISP [Bell71] into instructions for an idealized

Register Transfer Machine (RTM) which can perform the primitive Register Transfer

Operations needed to fetch, decode, and execute instructions. The ISP simulator is in

effect an implementation of the Register Transfer Machine.

Some effort has been put into isolating the user from the low level detail of the RTM code. Under normal circumstances, the user will interact with the simulator using the names of registers, memories, procedures, etc, as declared in the ISPL description.

The simulator follows the convention of the ISPL compiler with regard to number representation, it uses an unsigned (pure magnitude) representation. Internally, the simulator uses multiple precision operations on the PDP-10 to execute the data operations and transfers. A current implementation limitation sets a limit of 140 bits for the length of the variables used in the register transfer operations (beware that the ISPL compiler will allow the user to declare registers and memories of arbitrary length - the simulator will warn the user if any attempt is made to operate on variables larger than 140 bits).

Although concurrency is easily described in ISPL, the simulator makes no attempt to provide this facility. It will execute concurrent operations in sequence and the user should avoid writting order-dependent parallel ISP statements.

# 2. From ISPL to RTM and Beyond

The process of obtaining a running simulator given a syntactically correct ISP description is rather simple. The ISPL compiler, in the abscence of serious errors, will produce a MACRO10 program containing the RTM object code. This program should be assembled in order to produce a relocatable PDP-10 binary file. This process is also handled by the ISPL compiler (i.e. it will generate the RTM file and then invoke the MACRO10 assembler). At the end of the compilation the user has the following files (assume that the original ISP files was X.ISP):

X.ISP (The source\_file)
X.LST (The listing file, described in the ISPL compiler manual)
X.RTM (The object file, described in the ISPL compiler manual)
X.REL (The relocatable binary version of the X.RTM file)

At this point you can get rid of the X.LST and X.RTM files, as far as the simulator is concerned, they are not needed at all. Hold onto the X.REL file for dear life, unless cycles are cheap at your installation and can afford to run the ISPL compiler as often as you please....

The simulator consists of a group of (currently 7) binary files that must be linked, using one of the standard PDP-10 CUSPs, with the X.REL file. Once this is done, you can save the core image and you are all set to go. The exact procedure might change from installation to installation, depending on whether you use LOAD or LINK10.

A typical procedure might look like:

EXECUTE X.REL,@ISPSIM.CMD

<or alternative, if you have the LINK-10 loader in your system>

A-58

R LINK

\*x.REL

\*@ISPSIM.CMD

\*<any switches you went>

\*/SSAVE x

\*/GO

The above sequence will produce two files: X.SHR and X.LOW. These are your ISPL description compiled, linked, saved, and ready to run:

to seem of taget of figure transact, and see before a bracero, and while

lower case, directly from the crar's terminal or con the relieved from comment than

the latter can be done recursively, up to its levels of nested command titles?

was yet benefici. The smooth of mante barrens, will of believe ad not showed

arbitrary string. The correspond scenes will impose anything between the TT and the end

of the line. Note organized represent 1991 veriable exacts on meaning values. The

be the second of the second and the second to be second and the second of the second o

active to consider accounted with those. This allows his man to collect at strange that

with threshad bed inner propriet the amplaint. There are communic to close

est ausenmentel bira des al conservas as lles se reun ha fallique e se climas bira uten d

materialism, lyders as (Although will break the everythor. Ameely, and tree unauth

to end about a stance read on the secret of votations of mark

entroes record of to as versees but talkings and to caule

who is smallered a list a nothern who is a prefer the mode.

CALL STATE SHOW ON THE STATE STATE

All variables, labels, and constants refined in the CO space, progress more

there are facilities to set up a proper details while of the type-included in court rador

S. The Commend Legacity

\_\_ salemeng Ktainmatag Sprourys

RU x < and off you go!, good luck!>

# 3. The Command Language

The simulator accepts a small number of commands, using a fixed format:

<keyword> <parameter> <parameter> ....

Only one command is accepted per line. Commands might be typed, in upper or lower case, directly from the user's terminal or can be retrieved from command files (the latter can be done recursively, up to 16 levels of nested command files). Comments can be inserted in the command stream by typing a "!" followed by any arbitrary string. The command scaner will ignore anything between the "!" and the end of the line. Most parameters represent ISPL variable names or numeric values. The latter can be typed in several modes (Binary, Octal, Decimal, and Hexadecimal) and there are facilities to set up a proper default value of the type-in type-out radix.

All variables, labels, and constants defined in the ISP source program have activity counters associated with them. This allows the user to collect statistical data when running benchmark programs under the simulator. There are commands to clear, preset, and interrogate the value of these counters.

The command language include a group of commands to trace variables, start, break, and continue a simulation run, as well as commands to set and interrogate the values of the register and memories of the target machine.

When the simulator is running and the user suspects an infinite loop of instructions, typing a \$ (Altmode) will break the execution. Actually, any type ahead will produce an interruption. \$ is the preferred mode.

# 3.1. START and CONTinue

ISPL Simulator: User's Manual

START < label> is the command used to begin the simulation of an ISP procedure or main program. < label> is the name of a procedure declared in the ISP description.

The START command is valid only at the top level of simulation. Thus, after a breakpoint in the simulation the user must use the command CONT to proceed.

3.2. **EXIT** 

EXIT is the command used to finish a simulation run. It allows an orderly return to the PDP-10 monitor. EXIT closes the files that might have been created with the OCONNECT command. Typing 1C will return to the monitor but CONNECTed files will be lost.

### 3.3. READ and DUMP

READ <dev:filename.ext[ppn]> allows the user to specify a file containing simulation commands. Essentially, READ substitutes the user terminal with the file and proceeds to read and execute commands until the end of the file is found, at which point the user terminal is again the command input device. Defaults are DSK (device), SIM (extension) and current user's PPN. Command files can contain comments. A comment is anything between a ! and the end of a line.

DUMP is used to save the status of a simulation run. DUMP creates a file containing the values of each variable (if non-zero), trace/break flags, read/write counters, etc. The file created by DUMP can be read by the READ command, thus allowing a simple way of reinitializing a simulation at the point the DUMP command was issued.

# 3.4. ECHO and DECHO

ECHO and DECHO are commands used to set an internal flag that controls the ECHOing of the commands being read from a command file onto the user terminal. After the ECHO command is issued, the execution of a READ command will type onto the user"s terminal the command lines as they appear in the command file. DECHO disables this type-out. ECHO and DECHO can be issued from inside the command file thus allowing a selective type-out.

### 3.5. RADIX

RADIX <br/>
base> is used to set the numeric base to be used for typing in and out.<br/>
<br/>
<br/>
<br/>
chase> is one of the following strings: BINARY, OCTAL, DECIMAL, or HEX. If base is<br/>
ommitted the command simply types the name of the current base without altering it.<br/>
The current base setting might be bypassed on input by prefixing the constant with<br/>
one of the following: '(binary), \* (octal) or " (hex). Regardless of the current radix,<br/>
HEX constants which begin with a letter MUST be prefixed with " (this is a requirement<br/>
that will be lifted in a future release).

# 3.6. CTR, SETCTR, and OUTCTR

CTR <name> displays the value of the counter(s) associated with <name>. These counters are tagged with R, W, or L to indicate whether they are the Read, Write, or Label count respectively. SETCTR <name> <readcounter> <writecounter> allows the user to specify the setting of these counters. If <name> is a label, then the madeounter> plays the role of label count. If the <...counter> values are ommitted to 0. Instead of <name> the user may specify ALL and the command is

ISPL Simulator: User's Manual

applied to all the variables and labels. All read/write counts are expressed in terms of 8-bit bytes. Thus, reading a 16-bit register increments the R counter by 2. The register lengths are rounded up to the next multiple of 8 before incrementing the counter: A 19-bit register counts as 3.

OUTCTR <filename.ext[ppn]> is a subset of the DUMP command. It creates a file (default extension CTR) with the values of of all non-zero counters.

### 3.7. OPAQUE and DOPAQUE

OPAQUE <a href="https://doi.org/10.2016/10.2016/10.2016/">doi.org/10.2016/</a> and DOPAQUE <a href="https://doi.org/10.2016/">doi.org/10.2016/</a> and label activity counters. The parameters to these two commands are labels or procedure names. If a procedure is OPAQUEd then no activity counts are incremented during its execution. The DOPAQUE command re-enables the activity counting. These two commands affect only those procedures named in the parameter list. Procedures called by OPAQUEd or DOPAQUEd procedures are not affected.

### 3.8. VALUE and SETVALUE

VALUE and SETVALue are the commands used to set and interrogate the contents of the ISP variables. The valid formats are:

VALUE <regname> (displays the value of a single register)

VALUE <memname> [ <fromword> {: <toword>} ] (displays the values stored in a memory).

SETVAL <regname> = <value> (stores <value> into the register)

SETVAL <memname> [ <fromword> ] = <value-list> (stores into the memory. If more than one value is specified, they are stored in succesive memory positions, starting at <fromword>).

ISPL Simulator: User's Manual

# 3.9. TRACE, UTRACE, DTRACE, and TELLTRace

{TRACE | UTRACE | DTRACE} < variable-list> are the commands used to enable or disable the tracing of variables during the simulation. If the identifier ALL is specified instead of a variable list, the command applies to all variables. TRACE and UTRACE differ in that the former applies to all variables (including compiler declared temporary registers and flags) while the latter only applies to user declared variables (registers and memories). DTRACE is used to disable the tracing.

TELLTRace will type on the user's terminal the list of variables currently being traced.

# 3.10. BREAK, DBREAK, and TELLBReak

{BREAK | DBREAK} < label-list > are the commands used to enable or disable the setting of breakpoints during the simulation. The parameters are either ISP procedure names or labels. TELLBR displays on the user's terminal the list of breakpoint names.

# 3.11. SBREAK, DSBREAK, and TELLSBreak

These commands are similar to BREAK, DBREAK, and TELLBReak but instead of using ISP labels as parameters they take RTM statement numbers. Thus allowing a finer degree of control on the placement of the breakpoints. These commands are not particularly useful for the normal user, who should not be concerned with the RTM code.

### 3.12. ICONNEct and OCONNEct

ICONNEct <identifier>,<channel-number>,<variable-name>
OCONNEct <identifier>,<channel-number>,<variable-name>

These commands are used to "connect" ISP variables to PDP-10 ASCII files which will act as potentially infinite sources/sinks for variable values. When a variable is connected to an input file, each time the variable is accessed, the value will be obtained from the file instead of the simulated storage allocated to the variable. Similarly, writting into a variable that has been connected to an output file results in the value being written into the file (as well as into the storage allocated to the variable). The format for both input and output files is the same: one number/line.

The file names are created by the simulator and consist of the first parameter to the command (the <identifier>) as the file name, with extension ICn (ICONNEct) or OCn (OCONNEct), where n is the user specified channel number. The current implementation only allows up to three input and three output channels open simultaneoulsy. Thus the only valid channel numbers are 1, 2 and 3.

# 3.13. HELP

HELP tells the user about the command names and their format. HELP <commandname> tells the user about a specific command.

### 4. Storage Mapping

The simulator allocates space for the registers and memories declared in the RTM symbol table using contiguous storage on the memory of the PDP-10. The fact that the PDP-10 is a 36 bits/word, 2's complement machine is completely transperent to the user. All RTM operations are interpreted rather than compiled into PDP-10 instructions. Moreover, the simulator does not impose any limitations derived from the word length; ISPL registers and memories are allocated contiguous bit strings on the PDP-10.

The use of logical register/memory declarations in the ISPL description presents the following problem: The ISPL compiler allows the user to define arbitrary mappings between bits of the left and right hand sides of the logical declaration, the only check made at that point is that the number of bits is the same. From the simulator point of view, it could be posible to implement arbitrary bit mappings at a tremendous degradation in performance (accessing a bit of a register or memory word that is mapped onto some other component implies searching a table of bit name/position equivalences; having to follow this procedure bit by bit, even for full register/word accesses could be hard to justify). The simulator makes a compromise between convenience to the ISPL writer and efficiency of simulation. The solution adopted is to restrict the types of mappings that the simulator can handle: all the bits of the right hand side of a logical declaration must be contiguous. Continuity is defined in terms of the word/bit naming convention used in the main declaration of the register/memory used on the right hand side of the logical declaration. There are no limitations as to what can appear on the left hand side of the logical declaration, these bits are by definition contiguous.

Specifically, the following are the valid types of mappings allowed by the simulator:

- 1) If the right hand side of a mapping was declared as a register, the structure of the right hand side must specify a contiguous string of bit names as specified in the main declaration. The number of bits may range from 1 to the entire register length and, for proper subsets of the main declaration, may be located anywhere in the register.
- If the right hand side of a mapping consists of a single memory word, 2) the valid mappings are those defined as above.
- 3) If the right hand side of a mapping consists of a set of memory words, the structure of the right hand side must specify a contiguous string of full words as specified in the main declaration. The number of words may range from 1 to the entire memory range and, for proper subsets of the main declaration, may be located anywhere in the memory.

AR CONTRACT

red tal water

AGE TO LEED - BUT AND IN

1431-85 (49) -211, MRBLA 1431-818 (49) -211, MRBLA 1431-818 (49) -2111 (45) 418

2000 (2011) (2010) (201

\$13.5 project (16.575)

# 4.1. Allowable Types of Mapping

The following list of memory maps gives a good coverage of the allowable cases:

```
M(#777777: #778888, #7777:8) <7:0>;
                                           !THE ADDRESSING SPACE
                                           M(#7777:8) <7:8>;
MB (#7777:0) <7:0>
                                 ..
MBIO[#777777:#7788881<7:8> :=
                                           M[#777777: #770000] <7:0>;
MH (#3777: 8) <15:8>
                                           M[#7777:8] <7:8>;
MWIO [#377777: #378888] <15:8>
                                           M(#777777: #770880] <7:0>1
                                  :=
AONON [0:255] <0:15>;
A9NN8[8:255] <15:8>;
AN88N (255: 8) <8:15>;
AN8N0 [255: 0] <15: 0>;
RON<0:15>;
RN8<15:8>;
MAP11(0:15)<0:15> :=
                                  AGNON [180:115] <0:15>;
MAP12(0:15) <0:15> 1=
                                  RENNE(188:115) <15:8>;
MAP13(8:15)
    :=

    MAP14(8:15)
    :=

    MAP15(8:21,0)
    :=

                                  ANOON [115: 100] <0: 15>;
                                  ANON0 (115: 100) <15: 0>;
MAP15 (0:2) <0:2>
                                  RON<5:13>;
                         1=
MAP16[8:2] <8:2>
                         :=
                                  RN8<13:5>;
MAP21 (8:15) <15:8>
                                  AONON (100: 115) <0: 15>;
                         :=
MAP22 (8:15) <15:8>
                     :•
                                  ABNN8 [188:115] <15:0>;
                                  ANOON [115: 100] <0: 15>;
MAP23 (0: 15) <15: 0>
                         :=
MAP24[0:15]<15:0>
                                  ANONO [115: 100] <15: 0>;
                         :=
MAP25 [8:2] <2:8>
                                  RON<5:13>;
                          :=
MAP26 (8:21 <2:8>
                                  RNG<13:5>;
                          .
MAP31 (15:0) <0:15>
                                  ACNEX [180:115] <0:15>;
                          :=
MAP32 (15:0) <0:15>
                                   RONNO [188:115] <15:8>;
                          ..
MAP33[15:0] <8:15>
                                   ANSON [115:180] <0:15>;
                          1=
                                   ANON8 [115: 100] <15: 0>;
MAP34 (15:0) <0:15>
                          :=
                                   RON<5:13>;
MAP35 [2:0] <0:2>
                          :=
MAP36 (2:0) <0:2>
                                   RN0<13:5>;
                          :=
                                  AONON (180: 115) <0:15>;
MAP41 (15:0) <15:0>
                          ..
MAP42[15:8]<15:8>
                                   RONNO [100:115] <15:0>;
                          :=
                                  ANSON [115: 188] <0: 15>;
MAP43[15:8]<15:8>
                          :=
MAP44 [15:0] <15:0>
                                   ANON8 (115:100) <15:0>;
                          ..
MAP45 [2:0] <2:0>
                                  RON<5:13>;
                          ..
                                  RNO<13:5>:
MAP46 [2:8] <2:8>
MAP51<8:5>
                          AONON [100] <4:9>;
                 :=
                          RONNO [100] <9:4>;
MAP52<0:5>
MAP53<5:0>
                          RON<5:10>:
               ..
MAP54<5:8>
                          RN8<18:5>;
```

# 5. Examples

This section contains the transcript of several actual runs. The first example is based on the small ISPL example described in the ISPL manual. The transcript for the compilation phase of the multiplier example appears in the ISPL compiler manual. We start from the point right after the MACRO10 assembler has generated the \*.REL file.

# 5.1. Linking the Compiler Output with the Simulator

r link

mult

#eispsim

#/ssave mult

#/go

EXIT

MULT.REL is the name of the file created by the ISPL compiler. ISPSIM.CMD is the name of the command file containing the list of files that make up the simulator. It also contains commands to load the BLISS10 run time library. The use of the SSAVE switch instead of the SAVE switch creates a shareable version of the program. Thus the result of the LINK10 execution will be named MULT.SHR+MULT.LOW.

# 5.2. Running the Simulator

Here we run the program that was created in the previous transcript. The example makes use of a few simple commands that set initial values in the variables, selects some variables for tracing and then starts the execution at the main entry point of the description. The example is simple and self explanatory.

```
ru mult
ISP SIMULATOR V3 - NRL ARF STAGE 2
Thursday 29 Jul 76 23:42:13 MULT. ISP (NG55NB25)
SERIALIZATION COMPLETED
SPACE ALLOCATED
TYPE HELP FOR HELP
TYPE <ESC> TO INTERRUPT SIMULATION LOOPS
>radix octal
>setvel p+2
>setval mpd+3000
                              ! #6 on left half of mpd
>trace mpd,p,c
>start 18
e Le
         +#2
                      -#10
               C
. STEP
        +84
                      -#1
               C
         +#4
e LI
                      -#7
e STEP
        +#10 P
                      -#1400
e Ll
        +#4 C
                      -/6
e STEP
        +84
                      -/600
              C
        +84
e LI
                      . 5
e STEP
        +#4
                      -#300
               C
        +#4
e LI
                      -#4
                      -8140
e STEP
        +84
        +#4
               C
e LI
                      -#3
. STEP
        +#4
                      -/60
e LI
        +#4
              C
                      -82
       +#4
. STEP
                      -#30
               C
e LI
        +#4
                      -61
                      -014
e STEP
        +#4
        +84
               C
                      -10
e LI
SIMULATION COMPLETED
RUN TIME (10 usec units)=45259
RTH OPS EXECUTED-136
>value p
      -#14
>value mpd
MPD
      -/3000
>exit
EXIT
```

When the simulator starts it performs two preliminary operations: 1) It transforms the RTM statement table eliminating the DIVERGE/PMERGE operations that define concurrent operations, and 2) It allocates space for the registers and memories declared in the RTM symbol table. The simulator then types two messages advising the user of the existence of the HELP command and of the use of the <ESC> (AltMode) to break the execution of the simulator from the user's terminal,

The tracing of variables indicates the place in the ISPL program where an assignment to the variable has occurred. The location is identified by printing the nearest ISPL label together with a displacement (in RTM operations) from this label. The name of the variable affected by the transfer is printed, together with the new value. The run time printed at the end of the simulation is obtained from a fast 10us. clock available at CMU. Some installations might now have this feature.

In the above example we initialize the multiplier (P) to 2 and the multiplicand (MPD) to 6. According to the algorithm, the multiplicand is stored in the left half of the MPD register. In the current implementation of the simulator we can not specify partial register initialization, thus, we have to load the right half of MPD with a suitable value (initialization of variables in the command language implies full register modification, with zeroes on the left of the value). At the end of the run, the contents of the P register contains the result of the multiplication (6\*2=12 or \*14 given that we set the type out radix to OCTAL).

# 5.3. Executing Selected Procedures

In the following example we show a few more commands and features of the simulator:

ru mult
ISP SIMULATOR V3 - NRL ARF STAGE 2
Thursday 29 Jul 76 23:42:13 MULT.ISP(N655MB25)
SERIALIZATION COMPLETED
SPACE ALLOCATED
TYPE HELP FOR HELP
TYPE <ESC> TO INTERRUPT SIMULATION LOOPS

>radix octal

>setval p+3

>setval mpd-488

! Multiplicand=1

>utrace all

>start step

e STEP +#10 P =#201 RUN TIME(10 usec units)=3001 RTM OPS EXECUTED=9

The above sequence shows how the simulator can be used to execute selected procedures from the ISPL description. In fact, the simulator treats ALL labels and procedure names as potential entry points. It does not assign any special meaning to the label of the main body of the ISPL description.

# 5.4. Reading Command Files

The following example shows the use of the READ command. In this particular case we are not only initializing the variables and setting trace flags, but we are also starting the simulation automatically from the command file. The number of ">" character used to prompt the input stream (a user or a command file) indicates the level of nesting of the command stream. One ">" is the mark of the top level.

```
>dtrace all
>read ml.sim
>>! this is a command file
>>setval p-2
>>setval mpd-2000
        ! multiplicand=4
>>start 18
                       =#1
e STEP
         +#4
e STEP
         +#10
                       =#1998
A STEP
         +#4
                       =#400
         +#4
                       =#200
e STEP
e STEP
         +#4
                       =#188
         +#4
                P
                       -#48
e STEP
         +#4
                P
                       =#28
. STEP
e STEP
         +#4
                       =#10
SIMULATION COMPLETED
RUN TIME (18 usec units)=32128
RTM OPS EXECUTED=136
>>!end of command file
>>7 LINES READ
>exit
EXIT
```

Treceding Page Blank - Filmed

# \$360 ISP DESCRIPTION of the IBM S/360, Interdata 8/32, and DEC PDP-11

```
THIS DESCRIPTION INCLUDES THE STANDARD INSTRUCTION SET ONLY.
THE FLOATING-POINT FEATURE INSTRUCTIONS AND DECIMAL FEATURE
INSTRUCTIONS ARE NOT DESCRIBED.
THE PROTECTION FEATURE INSTRUCTIONS AND DIRECT CONTROL FEATURE
INSTRUCTIONS ARE DESCRIBED.
THE TEST AND SET INSTRUCTION IS NOT DESCRIBED DUE TO THE
LIMITATIONS OF A SINGLE ISP DESCRIPTION TO COVER TWO INDEPENDENT
PROCESSES. A SECOND PROCESS (ISP DESCRIPTION) SHOULD BE GIVEN
FOR THE HEMORY LATCHING.
THE DIAGNOSE INSTRUCTION DESCRIPTION ( WHICH IS A HODEL DEPENDENT
INSTRUCTION) HAS MODIFIED FOR USE AS A HALTING HECHANISM FOR
THE SIMULATION. THEREFORE, THE DIAGNOSE INSTRUCTION DOES NOT
CORRESPOND TO ANY S/360 MODEL DIAGNOSE INSTRUCTION.
THE CLCL ( COMPARE LOGICAL LONG ) INSTRUCTION FROM THE S/370
WAS ADDED FOR RUNNING BENCHMARKS. IT IS NOT A TRUE DESCRIPTIOM
OF THE INSTRUCTION SINCE IT IS NOT INTERRUPTABLE.
ADDITIONAL LABELS HERE ADDED TO A10 IN MERSURING THE BENCHMARK
PROGRAMS. THESE ARE NOT PART OF THE ARCHITECTURE DESCRIPTION.
```

#### S360: -

#### (DECLARE

MACRO MAXNH:=2047 \$
MACRO MAXH:=4095 \$
MACRO MAXH:=8191 \$
MACRO MAXB:=16383 \$
MACRO MAXKEY:=7 \$
MACRO BEGIN:=( \$
MACRO END:=) \$

#### ! PRIMARY MEMORY

MEMDH (0: MAXDH) <0:63>; MEMH (0: MAXH) <0:31>: =MEMDH (0: MAXDH) <0:63>; MEMH (0: MAXH) <0:15>: =MEMH (0: MAXH) <0:31>; MEMB (0: MAXB) <0:7>: =MEMH (0: MAXH) <0:15>;

STKEYS (8: MAXKEY) <8: 4>:

!DOUBLEHORD MEMORY !WORD MEMORY !1/2 WORD MEMORY !BYTE MEMORY

STORAGE KEY ARRAY

#### ! PERHANENT STORAGE ASSIGNMENTS

IPLPSH<0:63>:=MEMB 10:73 <8:7>; ! IPL PSH IPLCH1<0:63>:=MEMB(8:15)<0:7>; IPL CCH #1 IPLCH2<8:63>:=MEMB(16:23)<8:7>; IPL CCH #2 EXOPSH<0:63>:=MEMB(24:31)<0:7>; EXTERNAL OLD PSW SVCPSH<0:53>:=MEMB (32:39) <0:7>; SVC OLD PSW PROPSH<8:53>:=MEMB (48:47) <8:7>; PROGRAM OLD PSW MKOPSH<0:63>:=MEMB (48:55) <0:7>; MACHINE CHECK OLD PSW IOOPSH<8:63>:=MEMB (56:63) <8:7>; 1/0 OLD PSW CHSTHD<8:63>:=MEMB (64:71) <8:7>; CHANNEL STATUS HORD CHADHD<8:31>:=MEMB (72:75) <8:7>; CHANNEL ADDRESS WORD TIMER CELL EXTERNAL NEW PSW TIMER<0:23>:=MEMB (80:82) <0:7>; EXMPSH<0:63>:=MEMB (88:95) <0:7>1 SVC NEW PSH PROGRAM NEW PSH SVNPSH<8:63>: =MEHB (96:103) <6:7>; PRNPSH<0:63>:=MEMB(184:1117<8:7>; MKNPSH<0:63>:=MEHB(112:119)<0:7>; MACHINE CHECK NEW PSW IONPSH<0:63>:=MEHB(120:127)<8:7>; ! I/O NEW PSW SCNOUT<0:63>:=HEHB (128:135) <0:7>; ! DIAGNOSTIC SCAN OUT

### IPROCESSOR STATE

! GENERAL PURPOSE REGISTERS ! PROGRAM STATUS HORD REG (0:15) <0:31>; PSH<8:63>; PSHH (0:31 <8:15>:=PSH<8:63>; ALTERNATE PSH DEFINITION CHANNEL HASK CHAMSK<0:7>:=PSH<0:7>; PROTKY<8:3>:=PSH<8:11>; ! PROTECTION KEY USASCII MASK MACHINE CHECK MASK ASCHSK<>:=PSH<12>; MCHKHK<>:=PSN<13>; WAITST<>:=PSH<14>; WAIT STATE PROBST<>:=PSN<15>; ! PROBLEM STATE INTCDE<0:15>:=P9N<18:31>: INTERRUPT CODE

#### S360 ISP DESCRIPTION

ILC<8:1>:=PSH<32:33>; ! INSTRUCTION LENGTH CODE CC<8:1>:=PSH<36:35>; ! CONDITION CODE FPOPHS<>:=PSH<36>; ! FIXED POINT OVERFLOW MASK DOFHSK<>:=PSH<37>; ! DECIMAL OVERFLOW MASK EXOFHS<>:=PSH<38>; ! EXPONENT UNDERFLOW MASK SIGHSK<>:=PSH<39>; ! SIGHIFICANCE MASK PC<8:23>:=PSH<48:63>; ! PROGRAM COUNTER (24 BITS)

AD-A049 483  ARMY ELECTRONICS COMMAND FORT MONMOUTH N J  COMPUTER FAMILY ARCHITECTURE SELECTION COMMITTEE FINAL REPORTETC(U)  SEP 77 M BARBACCI, R GORDON, R HOWBRIGG  ECOM-9529  ML  RECOM-9529  ML  RECO	7							***	- The party		<b>*</b>			- 4	
		1	COMPUTER FAMILY ARCHITECTURE SELECTION COMMITTEE FINAL REPORTETC(U) SEP 77 M BARBACCI, R GORDON, R HOWBRIGG										-		
	2 AD AO4	0F <b>3</b>	上版		MANUSCO. 7 Manusco. 7 Manusco. 1 Manusco.							79-			
	**************************************		The state of the s	Service Servic	1	1,20	· · · · · · · · · · · · · · · · · · ·			<b>*</b>	TO MENTAL AND	TL#E	Fig.	Tour State of State o	
			NAME OF THE PERSON OF THE PERS	Market State			illegronare Tele- Partir	Figure 1	Filter	A SHELL MAN	To prove the second sec				
				The state of the s	No.	THE PARTY	The same of the sa	-	THE	1000 - 10	The second secon	Dellar Dellar Dellar Dellar		The ET.	
			Territoria.	作品	The Page 1		î	Real Barrier Real Barrier Real Barrier		Bank" Bank"	Burnett		THE STATE OF THE S		- Service
		Miles	Tares-	Renautement .	in the second se	Partemental	luu.				-	Par San			
	To the second se	in the second	<u> </u>		Mark T	E		PARAMETER PARAME	Hills ye						

#### INPLEMENTATION RELATED VARIABLES

THESE DECLARATIONS AND DEFINITIONS ARE NOT ACTUALLY PART OF THE ARCHITECTURE DESCRIPTION, BUT ARE NECESSARY FOR THE ISP DESCRIPTION.

```
IR<0:47>;
IRU(0:21<0:15>:=IR<0:47>;
                                         INSTRUCTION REGISTER
                                         1/2 HORD RODRESS FOR IR (IN EXECUTE)
RR,RX,RS,SI,SS
RR,RX,RS
          OPCODE<8:7>:=IR<8:7>;
          R1<0:3>:=1R<8:11>;
          R2<0:3>:=IR<12:15>;
X2<0:3>:=IR<12:15>;
                                          RR
                                         RX
          B1<8:3>:=IR<16:19>;
                                         RX,RS,SI,SS
          D1<8:11>:=IR<28:31>;
                                         RX, RS, SI, SS
          R3<0:3>:=IR<12:15>;
                                         RS
          M1 [8:3] <>:= IR<8:11>;
                                         MASK 1
          12<8:7>:= IR<8:15>;
          LFL0<8:7>:=IR<8:15>;
                                         SS
          L1<8:3>:=IR<8:11>;
                                         SS
          L2<8:3>:=IR<12:15>;
B2<8:3>:=IR<32:35>;
                                         SS
                                         SS
          D2<8:11>:=IR<36:47>;
                                         SS
                                          MEMORY ADDRESS REGISTER
MAR<0:23>
                                         AUXILLARY MEMORY ADDRESS REG. (1)
AUXILLARY MEMORY ADDRESS REG. (2)
AMAR1<0:23>;
AMAR2<0:23>;
MBR<0:31>;
LOBYTE<0:7>:=MBR<0:7>;
                                          MEMORY BUFFER REGISTER
                                         LEFT BYTE IN MBR
RIGHT BYTE IN MBR
BYTE COUNT REGISTER 1
BYTE COUNT REGISTER 2
HIBYTE<0:7>:=MBR<24:31>;
LAUX1<0:7>;
LAUX2<0:7>;
                                         17 BIT TEMP
64 BIT DIVIDEND REGISTER
TEMP<8: 16>
DIVREG<8:63>;
EXRF<>;
                                          EXECUTE RECURSION FLAG
ZONE < 8:3>;
                                          ZONE TEMPORARY
DIGIT<8:3>;
                                          DIGIT TEMPORARY
SCALE<0:63>;
                                          SCALE FACTOR FOR CVB
T8<>;
                                          NO-OP REGISTER
TI<>;
                                         1 BIT TEMP
T1A<>;
                                          1 BIT AUXILIARY TEMP
T2<8:1>;
                                         2 BIT TEMP
T2A<0:1>;
                                         2 BIT AUXILLIARY TEMP
T4<8:3>;
                                          4 BIT TEMP
T6<0:5>;
                                         6
T8<0:7>;
T8A<0:7>;
                                                 AUXILLIARY TEMP
                                         16 "
T16<0:15>;
                                                  TEMP
T24<8:23>:
                                         24 "
T32<0:31>;
                                          32 "
                                         33 "
T33<8:32>;
                                          64 "
T64<0:63>;
OVF<>;
STOPBIT<>
                                          OVERFLON
                                          STOP SHITCH
INTVEC<8:4>;
                                          INTERRUPT VECTOR
                                         BIT 8 = MACHINE CHECK
BIT 1 = SVC
                                         BIT 2 - PROG CHECK
                                          BIT 3 = EXTERNAL INTERRUPT (TIMER)
                                         BIT 4 = 1/0 INTERRUPT
CHANNEL MASK REGISTER
IOMSK<0:7>;
                                          CHANNEL RELEASE
CHRLS<>;
CHSEL<>;
                                          CHANNEL SELECT REGISTER
CHANCC<0:1>;
                                          CHANNEL CONUITION CODE
CHINST (0:31 <>;
                                          CHANNEL INSTRUCTION LINE
                                          8 => SIO
                                         1 => TIO
                                         2 => HIO
                                          3 => TCH
                                          CHANNEL ADDRESS REGISTER
DEVICE REGISTER
CHAREG<8:7>;
DEVREG<0:7>;
                                          HOLDS DEVICE ADDRESS (8-255)
EXTREG<0:7>;
                                          EXTERNAL REGISTER
                                          BIT . TIMER INTERRUPT
                                        ! BIT 1 = CONSOLE INTERRUPT
```

#### S360 ISP DESCRIPTION

100REG<0:7>;

SIGOUT<0:9>;

MACRO NOP:=T8-8 \$

HOLDS DATA BYTE FOR DIRECT I/O
ITS MERNING (COMMAND OR DATA)
IS IMPLEMENTATION DEPENDENT

! SIGNAL OUT FOR DIRECT 1/0

#### S360 ISP DESCRIPTION

- ! UTILITY ROUTINES
- I PRIVILEGED STATE CHECK ROUTINE

PSCHK: .

IF PROBST -> INTCDE-2; INTVEC<2>-1 NEXT BAILOUT ICYCLE END:

- ! INTERRUPT CODE 5 IMPLIES ADDRESSING ERROR ! INTERRUPT CODE 6 IMPLIES SPECIFICATION (ALIGNMENT ERROR) ! INTERRUPT CODE 4 IMPLIES PROTECTION
- THE ORDER OF SETTING THESE CODES MAY BE IMPLEMENTATION DEPENDENT
- TESTS ON A MODEL 75 SHOW CODE & IS FIRST
- ! CHECK ROUTINE FOR STORAGE PROTECTION

CKPR:-

BEGIN IF STKEYS(MAR<0:12>)<1:4> NEQ PROTKY =>
INTVEC<2>+1; INTCDE+4 NEXT BAILOUT ICYCLE
END; I END OF CKPA END;

! CHECK ROUTINE FOR READ PROTECTION

CKROPR:=

IF STKEYS (MAR<0: 12>) <0> => CKPR END; ! END OF CKROPA

! CHECK ROUTINE FOR SSK & ISK INSTRUCTIONS

KEYCK:=

BEGIN PSCHK NEXT (IF REG(R2)<28:31> => INTVEC<2>+1; INTCOE+8 NEXT BAILOUT ICYCLE) NEXT (IF REG(R2)<8:20> GTR MAXKEY => INTVEC<2>+1; INTCOE+5 NEXT BAILOUT ICYCLE) END; ! END OF KEYCK

! CHECK ROUTINE FOR BYTE ADDRESSES

CKBTAD: =

IF MAR GTR MAXB => INTCDE+5; INTVEC<2>+1 NEXT BAILOUT ICYCLE END:

! CHECK 1/2 WORD ADDRESS ROUTINE

CKHNAD: =

(IF MAR<23> => INTCOE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT (IF MAR<8:22> GTR MAXH => INTCOE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) END; ! END OF CKHWAD

! CHECK HORD ADDRESS ROUTINE

CKHDAD:=

(IF MAR<22:23> => INTCDE+8; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT (IF MAR<8:21> GTR MAXW => INTCDE+5; INTVEC<2>+1 NEXT BAILOUT ICYCLE) END; ! END OF CKWDAD

! CHECK DOUBLE WORD ADDRESS ROUTINE

CKDHAD: -

(IF MAR<21:23> => INTCDE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT (IF MAR<0:20> GTR MAXDN => INTCDE+5; INTVEC<2>+1 NEXT BAILOUT ICYCLE) END; ! END OF CKONAD

! READ A BYTE ROUTINE

ROBYTE: =

### S368 ISP DESCRIPTION

BEGIN
CKBTAD NEXT
CKROPR NEXT
MBR<24:31>+MEMB(MAR)
END; ! END OF ROBYTE

### F WRITE A BYTE ROUTINE

HRBYTE:=

BEGIN
CKBTRO HEKT
CKPR NEXT
HENB (MAR) + MBR<24:31>
ENO; ! ENO OF HRBYTE

# ! READ A 1/2 WORD ROUTINE

READHH: -

BEGIN
CKHUAD NEXT
CKROPR NEXT
MBR<16:31>+MENH(MRR<8:22>)
ENO; ! ENO OF READM

#### S368 ISP DESCRIPTION

I WRITE A 1/2 WORD ROUTINE

HRHH: -

BEGIN CKHNAD NEXT CKPR NEXT MEMH(MAR<0:22>)+MBR<16:31> END; ! END OF WANN

! READ A WORD ROUTINE

READND: =

BEGIN
CKNDAD NEXT
CKROPA NEXT
MBR-MENH (MAR<0:21>)
ENO; ! ENO OF READHD

! WRITE A WORD ROUTINE

HRHD: -

BEGIN
CKHDAD MEXT
CKPR NEXT
MENH (MAR<0:21>)+MBR
END; ! END OF HRHD

! OPERAND ONE ADDRESSING FOR SS

ADBYT1:=

BEGIN MAR~(AMAR1+LAUX1)<23:0> END;

! OPERAND THO ADDRESSING FOR SS

ADBYT2:=

BEGIN
MAR~(AMAR2+LAUX2)<23:0>
END;

! FETCH OF L2 OPERAND 1F POSSIBLE OR A LOAD OF ZERO INTO ! THE MBR 1F L2 FIELD IS EXHAUSTED

L2FCH:=

! DEVICE ADDRESSING FOR I/O INSTRUCTIONS

ADR 10: -

BEGIN CHAREG+ (01+REG (81) )<15:8>; DEVREG+ (01+REG (81) )<7:0> END;

! SIGN EXTENSION HALFHORD TO FULLHORD IN MBR

SGNEXT: -

BEGIN
DECODE MBR<16>=>
\0 MBR<0:15>+"0000;
\1 MBR<0:15>+"FFFF
END; | END OF SCHEXT

#### S360 ISP DESCRIPTION

### ! SET FIXED POINT CONDITION CODES

```
SETFCC:=

BEGIN

CC-0 NEXT

(DECODE REGIR1)<0>=>

(0 (IF REGIR1)=>CC-2);

1 CC-1

) NEXT

(IF OVF => CC-3) NEXT

(IF OVF AND FPOPMS => INTVEC<2>+1; INTCDE+8 NEXT BAILOUT ICYCLE)

END; ! END OF SETFCC
```

### ! ILLEGAL OP-CODE

OPEX:=

BEGIN
INTCDE+1; INTVEC<2>+1 NEXT BRILOUT ICYCLE
END;

#### ! INSTRUCTION FETCH ROUTINE

IFETCH:=

#### S368 ISP DESCRIPTION

#### PR INSTRUCTIONS

```
SPH: -
          ! SET PROGRAM MASK
          BEGIN
          PSH<34:39>+REG (R1)<2:7>
          END;
                    ! END OF SPM
BALR: . ! BRANCH AND LINK REGISTER
          REGIN
          T24-REG (R2) <8:31> NEXT
          REG (R1)+PSH<32:63> NEXT
          (IF R2 =>
                    BALR1:= (PC - T24)
          END; ! END OF BALR
BCTR: - ! BRANCH ON COUNTER REGISTER
          BEGIN
          T24 - REG [R2] <8:31> NEXT
          REGIR1) - (REGIR1) MINUS 1) -31:0> NEXT
          (IF REG(R1) =>
(IF R2 =>
                   9CTR1:= (PC-T24)
) ! END OF 1F R2
) ! END OF OF REG(R1)
          END: ! END OF BCTR
          ! BRANCH ON CONDITION REG
BCR:=
          BEGIN
          IF M1 (CC) =>
                    (IF R2 =>
                             BCR1:= (PC+REG (R2) <8:31>)
                             ) ! END OF IF R2
          END;
SSK:=
          ! SET STORAGE KEY (PROTECTION FEATURE INSTRUCTION)
          BEGIN
          KEYCK NEXT
          STKEYS [REG [R2] <8: 20>] +REG [R1] <24: 28>
          END;
                    ! END OF SSK
          ! INSERT STORAGE KEY (PROTECTION FEATURE INSTRUCTION)
ISK:=
          BEGIN
          KEYCK NEXT
          REG (R1) <24:28>+STKEYS (REG (R2) <8:20>) NEXT
          REG (R1) <29:31>+0
          END;
                    ! END OF ISK
SVC:-
          ! SUPERVISOR CALL
          BEGIN
          INTCDE- 12; INTVEC<1>+1 NEXT BAILOUT ICYCLE
          ! COMPARE LOGICAL LONG (S/378)
CLCL:=
            THIS INSTRUCTION HAS ADDED FOR THE RUNNING OF BENCHHARK PROGRAMS. IT IS NOT A TRUE DESCRIPTION OF THE INSTRUCTION SINCE IT IS NOT INTERRUPTABLE
          ! IN ITS PRESENT FORM.
          (IF (R1<3> OR R2<3>) => INTCDE+6; INTVEC<2>+1 NEXT BRILOUT ICYCLE) NEXT
          CLCLC1:= (CC+0) NEXT
          CLCL1:= BEGIN
                    IF (REG(R1+1)<8:31> NEQ 0) OR (REG(R2+1)<8:31> NEQ 0) => (DECODE (REG(R1+1)<8:31> NEQ 0) =>
                             18
                                       T8-REG (R1+1) <0:7>;
                                       BEGIN
                                       MAR-REG (R1) <8:31> NEXT
                                       ROBYTE NEXT
                                       T8+MBR<24:31>
                                       END | END OF \1
) NEXT | END OF DECODE
                              (DECODE (REG [R2+1] <8:31> NEQ 8) =>
```

```
\{\text{0} \text{ T8A-REG (R2+1) <\text{0}:7>;} \\ \text{1} \text{ BEG IN } \text{ MAR-REG (R2) <\text{8:31} > MEXT } \\
\text{ ROBYTE MEXT } \text{ T8A-MBR <\text{24:31} > \\
\text{ END } \text{ ! END OF \text{ DECODE } } \\
\text{ CLCLC2:= BEG IN } \text{ DECODE } \\
\text{ CCC-0; } \text{ \text{ CCC-0; } \\
\text{ CGR } \text{ CC-2} \\
\text{ END NEXT } \text{ ! END OF CLCLC2} \\
\text{ (IF CC EQL 0 => } \\
\text{ (IF REG (R1+1) <\text{8:31} > MEQ 0 => } \\
\text{ REG (R1) + (REG (R1) + 1) <\text{23:0} > } \\
\text{ NEXT } \text{ ! END OF IF REG (R1+1) } \\
\text{ MINUS 1} <\text{23:0} > \\
\text{ NEXT } \text{ ! END OF IF REG (R2+1) } \\
\text{ MINUS 1} <\text{23:0} > \\
\text{ NEXT } \text{ ! END OF IF REG (R2+1) } \\
\text{ END } \text{ ! END OF IF CC} \\
\text{ END } \text{ ! END OF IF CC} \\
\text{ END } \text{ ! END OF IF CC} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END } \text{ ! END OF CLCL1} \\
\text{ END OF CLCL1} \\
\t
```

#### S360 ISP DESCRIPTION

LNR:= ! LOAD MEGATIVE REGISTER
BEGIN
(DECODE REGIR2)<0> =>
\0 REGIR1) + (MINUS REGIR2) \<31:0>;
\1 REGIR1) + REGIR2)
) NEXT
SETFCC
END: ! END OF LNR

LTR:= ! LOAD AND TEST REGISTER
BEGIN
REG(R1) - REG(R2) NEXT SETFCC
END;

NR:= ! AND REGISTER

BEGIN

REG(R1)+REG(R1) AND REG(R2) MEXT

NRCC:= BEGIN

CC+0 MEXT

(IF REG(R1) => CC+1)

END ! END OF NRCC

END; ! END OF NR

CLR:= ! COMPARE LOGICAL REGISTER
BEGIN
CLRCC:= BEGIN
CC-B NEXT
(IF REGIR1) LSS REGIR2) =>
CC-1) NEXT
(IF REGIR1) GTR REGIR2) =>
CC+2)
END ! END OF CLRCC
END; ! END OF CLR

OR.:= ! OR REGISTER

BEGIN

REG(R1) + REG(R1) OR REG(R2) NEXT

ORCC:= BEGIN

CC+0 NEXT

(IF REG(R1) => CC+1)

END ! END OR ORCC

END; ! END OF OR.

XR:= ! EXCLUSIVE OR REGISTER
BEGIN
REG(R1)+REG(R1) XOR REG(R2) MEXT
XRCC:= BEGIN
CC+0 MEXT
(IF REG(R1) => CC+1)
END ! END OR XRCC
END; ! END OF XR

### S360 ISP DESCRIPTION

```
! LOAD AND COMPLEMENT REGISTER
LCR:=
           BEGIN
           REG (R1) + (MINUS REG (R2))<31:0> NEXT
           OVF - (REG (R1) EQL "88888888) NEXT
           SETFCC
           END; ! END OF LCR
           ! LOAD REGISTER
LR:=
          BEGIN
REG (R1) +REG (R2)
           END;
CR:=
           COMPARE REGISTER
           BEGIN
           T33-(REG(R1) MINUS REG(R2)) NEXT
           CRCC:= BEGIN
           CC-0 NEXT
(IF T33 => CC+NOT T33<1> + 1)
END ! END OF CRCC
END; !END OF CR
AR:=
           ! ADD REGISTER
           BEGIN
           T33+REG(R1)+REG(R2) NEXT
(DECODE REG(R1)<0>eREG(R2)<0> =>
                      OVF+(T33<0> NEQ T33<1>);
           188
                      NOP;
           181
           10 NOP;

11 OVF-(T33<0> HEQ T33<1>)

) NEXT ! END OF DECODE

REG(R1)+T33<1:32> NEXT
           SETFCC
END; ! END OF AR
           SUBTRACT REGISTER
SR:=
           T33 + ((NOT REG[R2)) + REG[R1] + 1)<32:0> NEXT (DECODE REG[R1)<0> e REG[R2)<0> =>
                      NOP;

OVF + (T33<0> NEQ T33<1>);

OVF + (T33<0> NEQ T33<1>);
            100
            18/
            110
                      NOP
            111
                      ) NEXT !END OF DECODE
           REG [R1] + T33<1:32> NEXT
           SETFCC
           END; ! END OF SR
```

```
! MULTIPLY REGISTER
MR:-
           BEGIN
            (1F R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BRILDUT ICYCLE) NEXT T1+(REG(R2)<8> XOR REG(R1+1)<8>) NEXT
            (DECODE REG (R2) <0> =>
                       T64-REG [R2];
T64-(HINUS REG [R2])<31:0>
            18
            11
            (DECODE REGIR1+1)<0> =>
                       T32-REG [R1+1];
T32-(MINUS REG [R1+1])<31:8>
            18
            11
                       ) NEXT
            T64-T64<32:63>#T32 NEXT
            (IF T1 => T64+(MINUS T64)<63:8>) NEXT
            REG [R1] -T64<8:31>;
            REG [R1+1]+T64<32:63>
                       I END OF HR
            ENO;
            IDIVIDE REGISTER
DR:=
            BEGIN
           GEGIN

(IF R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BRILOUT ICYCLE) MEXT

T1+(REG(R1)<8> XOR REG(R2)<8>); T1A+REG(R1)<8>;

T32-REG(R2) NEXT DIVREG-(REG(R1) AMEG(R1+1)) MEXT

(IF REG(R2)<8> => T32+(MINUS T32)<31:8>);

(IF REG(R1)<8> => DIVREG-(MINUS DIVREG)<63:8>) MEXT

(IF (DIVREG/T32)<83:31> => INTCDE+8; INTVEC<2>+1 MEXT BRILOUT ICYCLE) MEXT
            REG [R1+1]+(DIVREG/T32)<31:8> NEXT
            REG(R1)+(DIVREG HINUS (REG(R1+1)+T32))<31:0> NEXT
            (IF T1 => REG(R1+1)+(MINUS REG(R1+1))<31:0>);
            (IF TIR => REG(R1)+(MINUS REG(R1))<31:0>)
END: ! END OF DIVIDE REGISTER
            END;
ALR:=
            IADD LOGICAL
            BEGIN
            T33 + REG(R1) + REG(R2) NEXT
            REG (R1) + T33<1:32> NEXT
            ALRCC:= BEGIN
                       CC + T33<8> e (T33<1:32> NEQ 8)
END ! END OF ALRCC
                                   ! END OF ALRCC
            END; ! END OF ALR
            ! SUBTRACT LOGICAL REGISTER
SLR:=
            BEGIN
            T33 + ((NOT REGIR2)) + REGIR1) + 1)<32:8> NEXT
            REG [R1] + T33<1:32> NEXT
            SLRCC:= BEGIN
                       CC+T33<0>e(T33<1:32> NEQ 0)
                       END
                                  ! END OF SLRCC
```

I END OF SLR

END:

LPDR:= ! LOAD POSITIVE (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LOR

LNDR:= ! LOAD NEGATIVE (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LNDR

LTOR:= ! LOAD AND TEST (LONG) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LTOR

LCDR:= ! LOAD COMPLEMENT (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LCDR

HDR:= ! HALVE (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF HDR

LDR:= ! LOAD (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
ENO; ! END OF LOR

CDR:= ! COMPARE (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF CDR

ADR:= ! ADD NORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; !END OF ADR

SDR:= ! SUBTRACT NORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SDR

MDR:= ! MULTIPLY (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
ENG; ! END OF MOR

DDR:= ! DIVIDE (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF DDR

AHR:= ! ADD UNNORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF AHR

SHR:= ! SUBTRACT UNNORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SHR

LPER:= ! LOAD POSITIVE (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LPER

LNER:= ! LOAD NEGATIVE (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF LNER B-14

LTER:= ! LORD AND TEST (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LTER

LCER: - ! LOAD COMPLEMENT (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LCER

HER:= ! HALVE (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF HER

LER:= ! LORD (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF LER

CER:= ! COMPARE (SHORT) (FLORTING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF CER

AER:= ! ADD NORMALIZED (SHORT) (FLORTING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF AER

SER:= ! SUBTRACT NORMALIZED (SHORT) (FLORTING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SER

MER:= ! MULTIPLY (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF MER

DER:= ! DIVIOE (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF DER

AUR:= ! ADD UNHORHALIZED (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF AUR

SUR:= ! SUBTRACT UNNORHALIZED (SHORT) (FLOATING-PGINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SUR

# ! RR INSTRUCTION DECODE TABLE

RR:-

```
BEGIN
(DECODE OPCODE<2:7> =>
                        OPEX;
                                                                           1 88
                                                                           1 81
                         OPEX;
                                                                           ! 82
                         OPEX;
                                                                           1 83
                         SPM;
                                                                           ! 84 SET PROGRAM MASK
                         BALR;
                                                                           ! 05 BRANCH AND LINK
                         BCTR;
                                                                           1 86 BRANCH ON COUNT
                                                                           ! 07 BRANCH ON CONDITION
                         BCR;
                                                                          ! 88 SET STORAGE KEY
! 89 INSERT STORAGE KEY
                         SSK;
                         ISK;
                                                                           ! BA SUPERVISOR CALL
                         SVC;
                                                                           ! 0B
                         OPEX;
                         OPEX,
                                                                           1 8C
                          OPEX;
                                                                           ! 8D
                         OPEX;
                         CLCL;
                                                                           ! OF COMPARE LOGICAL LONG (5/378)
                                                                           10 LOAD POSITIVE
11 LOAD NEGATIVE
12 LOAD AND TEST
                         LPR;
                         LTR;
                                                                           ! 13 LOAD COMPLEMENT
                          LCR;
                                                                           ! 14 AND
                                                                           ! 15 COMPARE LOGICAL
                          CLR;
                         OR.;
                                                                           ! 16 OR
                          XR;
                                                                               17 EXCLUSIVE OR
                                                                               18 LORD
                          LR;
                                                                            1 19 COMPARE
                          CR;
                         AR;
                                                                           ! 1A ADD
                                                                            ! 18 SUBTRACT
                          SR;
                          HR;
                                                                            ! IC MULTIPLY
                                                                            1 10 DIVIDE
                          DR;
                          ALR;
                                                                            ! 1E ADD LOGICAL
                                                                            ! 1F SUBTRACT LOGICAL
                          SLR;
                          LPDR;
                                                                               20 LOAD POSITIVE (LONG)
                                                                           ! 21 LOAD HEGATIVE (LONG)
! 22 LOAD AND TEST (LONG)
! 23 LOAD AND COMPLEMENT (LONG)
                          LNDR;
                          LTOR;
                          LCDR;
                                                                                24 HALVE (LONG)
                          HDR;
                          OPEX;
                                                                                25
                          OPEX;
                                                                                26
                          OPEX;
                          LDR;
                                                                                28 LOAD (LONG)
                          CDR;
                                                                                29 COMPARE (LONG)
                          ADR;
                                                                                 2A ADD NORMALIZED (LONG)
                                                                           28 SUBTRACT NORMALIZED (LONG)
1 2C HULTIPLY (LONG)
2 2D DIVIDE (LONG)
                          SDR;
                           MOR;
                          DDR;
                                                                           ! 2E ADD UNNORHALIZED (LONG)
! 2F SUBTRACT UNNORHALIZED (LONG)
                           AHR;
                           SHR;
                                                                                 30 LOAD POSITIVE (SHORT)
31 LOAD NEGATIVE (SHORT)
                           LPER:
                           LNER;
                                                                            ! 32 LOAD AND TEST (SHORT)
                          LTER;
                                                                                 33 LOAD COMPLEMENT (SHORT)
                           LCER;
                                                                                 34 HALVE (SHORT)
                           HER;
                                                                                 35
                           OPEX;
                           OPEX;
                                                                                 36
                           OPEX:
                                                                                 37
                           LEN;
                                                                                 38 LOAD (SHORT)
                                                                                 39 COMPARE (SHORT)
                          CER;
                           AER;
                                                                                 3A ADD NORHALIZED (SHORT)
                                                                                 3B SUBTRACT MORHALIZED (SHORT)
3C MULTIPLY (SHORT)
3D DIVIDE (SHORT)
                           SER;
                           MER;
                           DER;
                                                                                 3E AND UNNORMALIZED (SHORT)
3F SUBTRACT UNNORMALIZED (SHORT)
                           AUR;
                           SUR | 
                   ! END OF RR
  END;
```

### I RX INSTRUCTIONS

STH: -! STORE HALFHORD BEGIN MBR-REG(R1)<16:31> NEXT WRHW LA:-! LOAD ADDRESS BEGIN REG (R1) -MAR END; STC:= ! STORE CHARACTER BEGIN HIBYTE-REG (R1) <24:31> NEXT WRBYTE END: IC:= ! INSERT CHARACTER BEGIN ROBYTE NEXT REG [R1] <24:31>+HIBYTE END; !END OF IC EX:= ! EXECUTE BEGIN
(IF EXRF => INTVEC<2>+1; INTCDE+3 NEXT BAILOUT ICYCLE> NEXT
T4+R1; T2+8 NEXT READHH NEXT BAL: = ! BRANCH AND LINK BEGIN REG (R1)+PSH<32:63> NEXT PC-HAR END; BCT:= ! BRANCH ON COUNT

BEGIN REG(R1)+(REG(R1) MINUS 1)<31:0> NEXT (IF REG(R1) => BCT1:= (PC + MAR)

) ! END OF IF REG(R1) END; ! END OF BCT

```
! BRANCH ON CONDITION
          BEGIN
          IF M1(CC) =>
                    BC1:= (PC - MAR)
          END;
LH:=
          ! LOAD HALFHORD
          BEGIN
          READHH NEXT SCHEXT NEXT
          REG(R1)+MBR
END; ! END OF LH
          !COMPARE HALFHORD
CH: =
          BEGIN
          READHH NEXT SCHEXT NEXT
          T33 + REGIR1) MINUS MBR NEXT
          CHCC:= BEGIN
                    CC-8 NEXT
                    (IF T33 => CC+NOT T33<1> + 1)
END ! END OF CHCC
          END; IEND OF CH
AH: =
           !ADD HALFHORD
          BEGIN
          READHN NEXT SCHEXT NEXT
           T33-REG (R1)+MBR NEXT
           (DECODE REGIR1) <8>eMBR<0> =>
           100
                    OVF+ (T33<0> NEQ T33<1>);
                     NOP;
           101
          \10 NOP;
\10 NOP-(733<0> NEQ T33<1>)
\) NEXT ! END OF DECODE
REG(R1)+T33<1:32> NEXT
           SETFCC
           END; ! END OF RH
           ISUBTRACT HALFHORD
SH:=
           BEGIN
          T33 + ((NOT MBR) + REG(R1) + 1)<32:0> NEXT

(DECODE REG(R1)<0> e MBR<0> =>
                     NOP;

OVF + (T33<0> NEQ T33<1>);

OVF + (T33<0> NEQ T33<1>);

NOP
           100
           18/
           118
           111
                     ) NEXT ! END OF DECODE
           REG [R1] + T33<1:32> NEXT
          SETFCC
END; ! END OF SH
```

```
! MULTIPLY HALFHORD
MH: =
         ! MULTIPLIER IN MBR. MULTIPLICAND IN R1
         REGIN
         READHH NEXT SGNEXT NEXT
         T1+(REG(R1)<0> XOR MBR<0>) NEXT
         (IF REG(R1) <8> => REG(R1)+(MINUS REG(R1)) <31:0>);
         (IF MBR<0> => MBR+ (MINUS MBR><31:0>) NEXT
         REG (R1) + (REG (R1) +MBR) <31:0> NEXT
         (IF T1 => REG(R1)+(MINUS REG(R1))<31:8>)
END; ! END OF MH
CVD:=
         ! CONVERT TO DECIMAL
         BEGIN
         CKOHAD NEXT
         MAR+ (MAR+7) <23: 0>;
         T1+REG (R1) <0>;
         T32+REG (RJ) NEXT
         (IF T1 => T32+(MINUS T32)<31:0>) NEXT (DECODE ASCHSK =>
                   (DECODE T1 =>
                           MBR<28:31>+'1188;
                   18
                           MBR<28:31>+'1101
                   11
         11
                   (DECODE T1 =>
                           MBR<28:31>+'1818;
                   10
                           MBR<28:31>+'1811
                           ! END OF DECODE ASCHSK
                  ) NEXT
         MBR<24:27>+(T32 MINUS ((T32/18)+18))<3:8> NEXT
         WRBYTE:
         T4+7 NEXT
         CVD1:= BEGIN
                  IF T4 =>
                           MAR- (MAR HINUS 1) <23:0>;
                            T32+(T32/10)<31:0> NEKT
                            MBR<28:31>+(T32 MINUS ((T32/10)+10))<3:0> NEXT
                            T32+(T32/10)<31:0> NEXT
                            MBR<24:27>+(T32 MINUS ((T32/10)+10))<3:0> NEXT
                           WRBYTE;
T4-(T4 MINUS 1)<3:0> NEXT
                           CVD1
                            ! END OF CVD1
                  END
         END; ! END OF CVD
CVB:=
         ! CONVERT TO BINARY
         BEGIN
         T64-0; T4-0; SCALE-100000000-10000000; CKDHAD NEXT
         CVB1:= BEGIN
                   RDBYTE NEXT
                   MAR- (MAR+1) <23:0>; T1-0;
                  DIGIT-MBR<24:27> NEXT
                  CVB2:= BEGIN
                            (IF DIGIT GTR 9 =>
                                    INTVEC<2>+1; INTCDE+7 NEXT BAILOUT ICYCLE) NEXT ! END OF IF DIGIT
                            T64+(T64+(DIGIT+SCALE))<63:0> NEXT
                            (IF T4 LSS 14 =>
                                     SCALE-SCALE/10;
                                     T4+(T4+1) <3:8> NEXT
                                     (DECODE T1 EQL 0 => CVB1;
                                              BEGIN
                                              T1+1;
                                              DIGIT+MBR<28:31> NEXT
                                              CVB2
                                              END ! END OF \1
                                    ) ! END OF DECODE
) NEXT ! END OF 1F T4
                            DIGIT+MBR<28:31> NEXT
                                                      ! SIGN
                            (IF DIGIT LSS 10 =>
                                     INTVEC<2>+1; INTCOE+7 NEXT BAILOUT ICYCLE) NEXT
                            (IF T64<0:32> =>
                            INTVEC<2>+1; INTCDE+9 NEXT BRILOUT ICYCLE) NEXT
(IF (DIGIT EQL '1811) OR (DIGIT EQL '1181) =>
T64+(MINUS T64)<63:8>) NEXT
```

REG(R1)+T64<32:63> END ! END OF CVB2 END ! END OF CVB1 END; ! END OF CVB

ST:= ! STORE
BEGIN
MBR-REG(R1) NEXT
HRND
END; ! END OF ST

N:= ! AND
BEGIN
READHD NEXT
REGGR1) - REGGR1) AND HBR NEXT
NCC:= BEGIN
CC- (REGGR1) NEQ 8)
ENC ! END OF NCC
END; ! END OF N

CL:= ! COMPARE LOGICAL
BEGIN
READHD NEXT
CLCC:= BEGIN
CC-0 NEXT
(1F REGIR1) GTR MBR => CC-2) NEXT
(1F REGIR1) LSS MBR => CC-1)
END ! END OF CLCC
END; ! END OF CL

```
X:=
           ! EXCLUSIVE OR
           BEGIN
           READND NEXT
           REG(R1) -REG(R1) XOR HBR NEXT
                    BEGIN
           XCC:=
                     CC+ (REG (R1) NEQ 8)
END | FND OF
           END ! END OF XCC
L:=
           ! LOAD
           BEGIN
           READHD NEXT
           REG (R1)+MBR
END; ! END OF L
           ! COMPARE
C:=
           BEGIN
           READHD NEXT
           T33+(REGIR1) MINUS MBR) NEXT
           CCC:= BEGIN
           CC-0 NEXT
(IF T33 => CC-NOT T33<1> + 1)
END  ! END OF CCC
END; ! END OF C
At=
           ! ADD
          BEGIN
READHD NEXT
T33+REG(R1)+MBR NEXT
           (DECODE REGIR1) <8>eMBR<8> =>
                      OVF- (T33<0> NEQ T33<1>);
           188
           18/
                      NOP;
           10 NOP;

11 OVF-(T33<0> NEQ T33<1>)

) NEXT ! END OF DECODE

REG(R1)+T33<1:32> NEXT
           SETFCC
END; ! END OF A
           ! SUBTRACT
S:=
           BEGIN
           READHD NEXT
           T33 + (NOT HBR) + REG(R1) + 1)<32:0> NEXT
(DECODE REG(R1)<0> e MBR<0> =>
00 NOP;
                      OVF+(T33<0> NEQ T33<1>);
OVF+(T33<0> NEQ T33<1>);
           181
           110
           111
                      NOP
                      ) NEXT ! END OF DECODE
           REG (R1)+T33<1:32> NEXT
           SETFCC
END; ! END OF S
```

```
M:=
         ! MULTIPLY
         BEGIN
         (IF R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT
         READND NEXT
         T1+(REG(R1+1)<0> XOR HBR<0>) NEXT
         (IF MBR<0> => MBR+(MINUS MBR)<31:0>);
(DECODE REG(R1+1)<0> =>
                  T32+REG(R1+1);
T32-(HINUS REG(R1+1))<31:0>
         10
         11
                  ) NEXT ! END OF DECODE
         T64+T32#MBR NEXT
         (IF T1 => T64+ (MINUS T64) <63:0>) NEXT
         REG [R1] +T64<0:31>;
         REG [R1+1]+T64<32:63>
         END; ! END OF H
D:=
         ! DIVIDE
         BEGIN
         (IF R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT
         READND NEXT
         DIVREG-REG [R1] @REG [R1+1];
         T1+(REG(R1)<0> XOR MBR<0>) NEXT
         (IF DIVREG<0> =>
                  DIVREG- (MINUS DIVREG) <63:0>);
          (IF MBR<0> =:
                  MBR. (MINUS MBR) <31:0>) NEXT
         (IF (DIVREG/MBR)<63:31> => INTCDE-9; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT REG[R1+1]+(DIVREG/MBR)<31:8> NEXT
          (IF T1 => REG(R1+1)+(MINUS REG(R1+1))<31:0>) NEXT
         T1+REG [R1] <0> NEXT
         REG (R1) + (DIVREG MINUS (REG (R1+1) +MBR)) <31:0> NEXT
         (IF T1 => REG(R1)+(MINUS REG(R1))<31:0>)
         END; ! END OF D
         ! ADD LOGICAL
AL: =
         BEGIN
         READHD NEXT
          T33-REG (R1) +MBR NEXT
         REGIR1) + T33<1:32> NEXT
         ALCC:= BEGIN
         CC+T33<0>e(T33<1:32> NEQ 0)
END ! END OF ALCC
END; ! END OF AL
SL:=
          ! SUBTRACT LOGICAL
         BECIN
         READHD NEXT
         T33 + ((NOT MBR) + REGIR1) + 1)<32:0> NEXT
         REGIRI) + T33<1:32> NEXT
SLCC:= BEGIN
                  CC+T33<8>e(T33<1:32> NEQ 8)
         END; ! END OF SLCC
```

BEGIN NOP

END; ! END OF HE

! STORE (LONG) (FLOATING-POINT FEATURE INSTRUCTION) STO: = BEGIN NOP END; ! END OF STO LD:= ! LOAD (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF LD ! COMPARE (LONG) (FLOATING-POINT FEATURE INSTRUCTION) CD:= BEGIN NOP END; ! END OF CD AD:= ! ADD NORHALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF AD SD:= ! SUBTRACT NORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF SD ! MULTIPLY (LONG) (FLORTING-POINT FERTURE INSTRUCTION) MD: = BEGIN NOP END; ! END OF HD 00:= ! DIVIDE (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF DD AH: = ! ADD UNNORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF AN SH: = ! SUBTRACT UNNORMALIZED (LONG) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN END; ! END OF SH STE:= ! STORE (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN END; ! END OF STE ! LOAD (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) LE:= BEGIN NOP END; ! END OF LE CE:= ! COMPARE (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN END; ! END OF CE AE:= ! ADD NORMALIZED (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN NOP END; ! END OF AE SE:= ! SUBTRACT NORMALIZED (SHORT) (FLOATING-POINT FEATURE INSTRUCTION) BEGIN END; ! END OF SE ME:= ! MULTIPLY (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)

R-23

DE:= ! DIVIDE (SHORT) (FLORTING-POINT FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF DE

AU:= ! ADD UNNORMALIZED (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF AU

SU:= ! SUBTRACT UNNORHALIZED (SHORT) (FLOATING-POINT FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SU

#### ! RX INSTRUCTION DECODE TABLE

RX:=

```
BEGIN
                 ! EFFECTIVE ADDRESS CALCULATION FOR RX
MAR-DI NEXT
(DECODE (B1 NEQ 8) (X2 NEQ 8) =>
188
         RX8888: =
                             (NOP);
18/
         RX00X2:=
                             (NOP);
         RXB100: =
                             (NOP)
110
111
         RX81X2:=
                             (NOP)
         ) NEXT
(IF B1 => MAR+(MAR+REG(B1))<23:8>) NEXT
(IF X2 => MAR+(MAR+REG(X2))<23:8>) NEXT
(OECODE OPCODE<2:7> =>
                                      ! OPCODE DECODE FOR RX
         STH;
                             ! 48 STORE HALFHORD
         LA;
STC;
                              41 LOAD ADDRESS
                             1 42 STORE CHARACTER
                             ! 43 INSERT CHARACTER
         IC;
                             ! 44 EXECUTE
         EX;
BAL;
BCT;
                             ! 45 BRANCH AND LINK
! 46 BRANCH ON COUNT
! 47 BRANCH ON CONDITION
         BC;
         LH;
                             ! 48 LOAD HALFHORD
         CH;
                             ! 49 COMPRHE HALFHORD
         AH;
                              49 ADD HALFWORD
         SH;
                              4B SUBTRACT HALFHORD
                             1 4C MULTIPLY HALFHORD
         MH:
         OPEX;
                             1 4D
         CVD;
                             ! 4E CONVERT TO DECIMAL
                              4F CONVERT TO BINARY
         CVB;
         ST;
                              50 STORE
         OPÉX;
                              51
         OPEX;
                              52
         OPEX;
                              53
         N;
CL;
                              54 AND
                              55 COMPARE LOGICAL
         0;
                              56 OR
                              57 EXCLUSIVE OR
         X,
                              58 LOAD
         C;
                              59 COMPARE
         A;
S;
M;
                              SA ADD
                              5B SUBTRACT
                              SC MULTIPLY
                             ! 50 DIVIDE
         0;
         AL;
                             ! SE ADD LOGICAL
                              SF SUBTRACT LOGICAL
         SL;
         STO;
                              68 STORE (LONG)
         OPEX;
                               61
         OPEX;
                              62
         OPEX;
                              63
         OPEX;
                               64
         OPEX;
                              65
         OPEX;
                              66
         GPEX;
                              67
                               68 LOAD (LONG)
         LD;
                              69 COMPARE (LONG)
6A ADD NORMALIZED (LONG)
         CD;
         AD;
         SD;
                             ! 6B SUBTRACT NORMALIZED (LONG) ! 6C MULTIPLY (LONG)
         MD;
                             60 DIVIDE (LONG)
66 ADD UNNORHALIZED (LONG)
         DD;
         AN;
         SH;
                               OF SUBTRACT UNNORMALIZED (LONG)
         STÉ;
                              78 STORE (SHORT)
         OPEX;
         OPEX:
                              72
         OPEX;
                              73
74
75
76
77
         OPEX;
         OPEX;
         OPEX;
         OPEX;
                              78 LOAD (SHORT)
         LE;
         CE;
                               79 COMPRRE (SHORT)
                              79 ADD WORHALIZED (SHORT)
                             B-25
```

```
SE; ! 7B SUBTRACT NURHHALIZED (SHORT)
ME; ! 7C MULTIPLY (SHORT)
DE; ! 7O DIVIDE (SHORT)
AU; ! 7E ADD UNNORMALIZED (SHORT)
SU ! 7F SUBTRACT UNNORMALIZED (SHORT)
) ! END OF DECODE
END; ! END OF RX
```

#### I RS,SI INSTRUCTIONS

SSM:= ! SET SYSTEM MASK BEGIN PSCHK NEXT ROBYTE NEXT PSH<0:7>+HIBYTE END; ! END OF SSM

LPSH:= ! LOAD PSH (PRIVILEGED INSTRUCTION)
BEGIN
PSCHK NEXT
CKOHAD NEXT READHD NEXT
PSH<0:15>+MBR<0:15>; MAR+(MAR+4)<23:0> NEXT
READHD NEXT
PSH<34:63>+MBR<2:31>
END; ! END OF LPSH

DIAG: - ! DIAGNOSE (PRIVILEGED INSTRUCTION)

! THIS INSTRUCTION DESCRIPTION DOES NOT CORRESPOND! TO ANY PARTICULAR MODEL OF THE \$/360 LINE.
! IT HAS BEEN MODIFIED FOR USE IN ENDING A
! SIMULATION RUN.
!

BEGIN
PSCHK NEXT
T2-ILC; T16+INTCOE NEXT
SCHOUT-PSH NEXT
PSH-MKNPSH NEXT
INTCOE+T16; ILC+T2 NEXT
STOPBIT+1 ! THIS HILL HALT MACHINE AND SIMULATION END; ! END OF DIAGNOSE

WRD:= ! WRITE DIRECT (DIRECT CONTROL FEATURE INSTRUCTION)
BEGIN
PSCHK NEXT ROBYTE NEXT
SIGOUT-12; IODREG-MBR<24:31>
ENO; ! ENO OF HRO

RDD:= ! READ DIRECT (DIRECT CONTROL FEATURE INSTRUCTION)
BEGIN
PSCHK NEXT
SIGOUT-12; MBR<24:31>+IODREG NEXT
WRBYTE
END; ! END OF RDD

```
BXLE: - ! BRANCH ON INDEX LESS THAN OR EQUAL
          BEGIN
          (DECCDE R3<3> =>
                    T32+REG (R3+1);
T32+REG (R3)
) NEXT
          10
          1
          REG (R1) + (REG (R1) +REG (R3)) <31:0> NEXT
          (IF NOT ((T32 MINUS REG (R1)) <31>) =>
                     BXLE1:= (PC + MAR)
          END; ! END OF BXLE
SRL:=
          I SHIFT RIGHT LOGICAL
          BEGIN
          REG (R1) +REG (R1) TSR0 MAR<18:23>
          END; ! END OF SRL
SLL:=
          ! SHIFT LEFT LOGICAL
          BEGIN
          REG[R1]+REG[R1] †SL0 MAR<18:23>
END; ! END OF SLL
SRA: =
           ! SHIFT RIGHT SINGLE ARITHMETIC
          BEGIN
           (DECODE REGIR1) <0> =>
                     REG(R1) + REG(R1) + TSR0 MAR<18:23>;
REG(R1) + REG(R1) + TSR1 MAR<18:23>
                                                                       ! POSITIVE
           10
           11
                                                                       ! NEGATIVE
                     ) NEXT ! END OF DECODE
          SETFCC
                     ! END OF SRA
          END;
SLA:=
           ! SHIFT LEFT SINGLE ARITHMETIC
          BEGIN
           T6+MAR<18:23> NEXT
          SLA1:= (IF T6 =>
                               (IF REG(R1) <0> NEQ REG(R1) <1> => OVF+1) NEXT REG(R1) <1:31>+ (REG(R1) <1:31>+ TSL0 1);
                               T6-(T6 MINUS 1)-5:0> NEXT
                               SLA1
                     ) NEXT
           SETFCC
           END; ! END OF SLA
SRDL:=
          ! SHIFT RIGHT DOUBLE LOGICAL
          BEGIN
(1F R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT
T64+REG(R1)@REG(R1+1) NEXT
T64+T64 15R8 MRR<18:23> NEXT
REG(R1)+T64<8:31>;
REG(R1)+T64>22+63>
           REG(R1+1)+T64<32:63>
           END: ! END OF SROL
```

```
SLOL: ! SHIFT LEFT DOUBLE LOGICAL
          BEGIN
          (IF R1<3> => INTCDE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT T64+REG [R1]@REG [R1+1] NEXT T64+T64  †SL0  MAR<18:23> NEXT REG [R1]+T64<8:31>;
           REG (R1+1)+T64<32:63>
           END; ! END OF SLOL
SRDA: . ! SHIFT RIGHT DOUBLE ARITHMETIC
          BEGIN
(IF R1<3> => INTCOE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT
(IF MAR<18:23> =>
T64+REG[R1] @REG[R1+1] NEXT
                                T64-(T64 TSR0 MAR<18:23>);
                      18
                                T64+(T64 TSR1 MAR<18:23>)
NEXT ! END OF DECODE
                      REG [R1] +T64<8:31>;
                      REG [R1+1]+T64<32:63>
                     ) NEXT
          SETFCC
          END; ! END OF SRDA
SLDA: . ! SHIFT LEFT DOUBLE ARITHMETIC
           (IF R1<3> => INTCOE+6; INTVEC<2>+1 NEXT BAILOUT ICYCLE) NEXT
           T6+MAR<18:23> NEXT
           T64+REG [R1] @REG [R1+1] NEXT
           SLDA1:= (IF T6 =>
                                (IF T64<0> NEQ T64<1> => OVF+1) NEXT
T64<1:63>+(T64<1:63> †SL0 1);
T6+(T6 MINUS 1)<5:0> NEXT
                                SLDA1
                                ) NEXT ! END OF SLDR1
           REG [R1]+T64<6:31>;
           REG (R1+1)+T64<32:63> NEXT
           SETFCC
           END; ! END OF SLOA
```

```
STM:=
         ! STORE MULTIPLE
        BEGIN
         T4-R1 NEXT
                 BEGIN
         STM1:=
                 MBR-REG [T4] NEXT
                 WRHD NEXT
                  (IF T4 NEQ R3 =>
                          T4+(T4+1)<3:0>; MAR+(MAR+4)<23:0> NEXT
                          STM1
                  END
         END; ! END OF STM
TM:=
         ! TEST UNDER MASK
         BEGIN
         ROBYTE NEXT
         HIBYTE-12 AND HIBYTE NEXT
                  CC+8 NEXT
(IF HIBYTE =>
CC+3 NEXT
                          (IF I2 XOR HIBYTE => CC+1)
) ! END OF IF
                  END
                          ! END OF THCC
         END; ! END OF TH
         ! MOVE IMMEDIATE
MVI:=
         BEGIN
         HIBYTE + 12 NEXT
         HRBYTE
         END; ! END OF HOVE IMMEDIATE
         ! TEST AND SET
TS:=
         BEGIN
         NOP
         END; ! END OF TS
NI:=
         ! AND IMMEDIATE
         BEGIN
         ROBYTE NEXT
         HIBYTE - (HIBYTE AND 12) NEXT
         HRBYTE NEXT
         NICC:= BEGIN
                  CC+0 NEXT
                  (IF HIBYTE => CC+1)
         END ! END OF NICC
CLI:=
         !COMPARE LOGICAL IMMEDIATE
         BEGIN
         ROBYTE NEXT
         CLICC:= BEGIN
                  CC+0 MEXT
(IF HIBYTE LSS 12 => CC+1) NEXT
(IF HIBYTE GTR 12 => CC+2)
                        ! END OF CLICC
                  END
         END: ! END OF CLI
```

```
! OR IMMEDIATE
-:10
             BEGIN
             ROBYTE NEXT
HIBYTE + (HIBYTE OR 12) NEXT
WRBYTE NEXT
             OICC:= BEGIN

CC+0 NEXT

(IF HIBYTE => CC+1)

END ! END OF OICC

END; ! END OF OI
             ! EXCLUSIVE OR IMMEDIATE
XI:=
             PEGIN
ROBYTE NEXT
HIBYTE + (HIBYTE XOR 12) NEXT
HRBYTE NEXT
              XICC:= BEGIN
             CC+0 NEXT
(IF HIBYTE => CC+1)
END ! END OF XICC
END; ! END OF XI
              ! LOAD MULTIPLE
LH:=
              BEGIN
T4-R1 NEXT
                         BEGIN
READHD NEXT
REG(T4)+MBR NEXT
(IF T4 NEQ R3 =>
              LM1:=
                                        T4+(T4+1)<3:0>; MAR+(MAR+4)<23:0> NEXT
                                        LH1
                           ) !END OF IF T4
END ! END OF LM1
```

END; ! END OF LM

#### ! I/O INSTRUCTIONS

FORMAT IS AS FOLLOWS:

BITS 8:7 OPCODE BITS 8:15 UNUSED BITS 16:19 BASE BI

BITS 16:19 BASE B1 BITS 20:31 DISPLACEMENT D1

THE SUM OF B1 AND D1 HAS THE FOLLOWING FORMAT:

BITS 8:15 UNUSED
BITS 16:23 CHANNEL ADDRESS\*

(0 IS MULTIPLEXOR)
BITS 24:31 DEVICE AND SUBCHANNEL ADDRESS

\* NOTE: ONLY CHANNELS 8-6 ARE VALID

CHHAIT: # ! CHANNEL WAIT ROUTINE

BEGIN
IF NOT CHRLS => CHHAIT
END; ! END OF CHRNNEL HAIT

CHINIT:= !

BEGIN
PSCHK NEXT
ADRIO NEXT
CHINST[IR<6:7>]+1;
CHSEL-1 NEXT
CHHAIT NEXT
CC-CHANCC; CHSEL-0; CHINST[IR<6:7>]+8
END; ! END OF CHINIT

SIO:= ! START I/O
BEGIN
CHINIT
END; ! END OF SIO

TIO:= ! TEST I/O BEGIN CHINIT

END; ! END OF TEST 1/0

HIO:= ! HALT I/O BEGIN CHINIT

END; ! END OF HALT I/O

TCH:= ! TEST CHRNNEL
BEGIN
CHINIT
END; ! END OF TCH

#### IRS, SI INSTRUCTION DECODE TABLE

R991:=

BEGIN

```
! EFFECTIVE ADDRESS CALCULATION
MAR - DI NEXT
(IF B1 => RSSIB1:=( MAR + (MAR+REG(B1))<23:8>)) NEXT
(DECODE OPCODE<2:7> =>
                                      ! OPCODE DECODING
         SSM;
OPEX;
                             ! 88 SET SYSTEM MASK
                             ! 81
         LPSH;
                             ! 82 LOAD PSH
         DIAG;
                             1 83 DIAGNOSE
         HRD;
                             ! 84 HRITE DIRECT
         RDD;
                             ! 85 READ DIRECT
                             ! 86 BRANCH ON INDEX HIGH
! 87 BRANCH ON INDEX LESS THAN OR EQUAL
         BXH;
         BXLÉ;
         SRL;
                             ! 88 SHIFT RIGHT LOGICAL
                            ! 89 SHIFT LEFT LOGICAL
! 89 SHIFT RIGHT SINGLE ARITHMETIC
! 88 SHIFT LEFT SINGLE ARITHMETIC
! 88 SHIFT RIGHT DOUBLE LOGICAL
         SLL;
         SRA;
         SLA;
         SROL;
                             ! 80 SHIFT LEFT DOUBLE LOGICAL
         SLDL;
                             ! BE SHIFT RIGHT DOUBLE ARITHMETIC
         SRDA;
         SLDA;
                             ! 8F SHIFT LEFT DOUBLE ARITHMETIC
                             1 98 STORE MULTIPLE
         STM;
                             ! 91 TEST UNDER HASK
         TM:
                             ! 92 HOVE IMMEDIATE
! 93 TEST AND SET
         HVI;
         TS;
                             ! 94 AND IMMEDIATE
! 95 COMPARE LOGICAL IMMEDIATE
         NI;
         CLI;
                             ! 96 OR IMMEDIATE
         OI;
         XI;
                             ! 97 EXCLUSIVE OR IMMEDIATE
         LH;
                             98 LOAD MULTIPLE
         OPÉX;
                             1 99
         OPEX;
                             ! 9A
         OPEX;
                             1 98
                             ! 9C START 1/0
         $10;
                            90 TEST 1/0
         TIO;
         HIO;
                             ! 9F TEST CHANNEL
         TCH;
         OPEX;
                             ! A8
         OPEX;
                             ! A1
         OPEX:
                             1 A2
         OPEX;
                             ! A3
         OPEX;
                             ! R4
         OPEX;
                             ! A5
         OPEX;
                             1 86
         OPEX;
                             1 97
         OPEX;
                             ! A8
         OPEX;
                             ! A9
         OPEX:
                             ! AA
         OPEX;
                             ! AB
         GPEX;
                             ! AC
         OPEX;
                             ! AD
         OPEX;
                             ! AE
         OPEX;
         GPEX;
                             ! B0
          OPEX;
                             ! B1
          OPEX:
                             ! B2
         OPEX;
                             ! B3
         OPEX;
                             1 B4
         OPEX;
                             1 B5
         OPEX;
                             1 B6
         OPEX;
                             1 B7
         OPEX;
         OPEX;
                             ! 89
         OPEX:
                             ! BA
         OPEX:
                             ! BB
         OPEX;
                             ! BC
         OPEX;
                             ! BD
         OPEX;
                             ! BE
         OPEX
                             ! BF
             ! END OF DECODE
```

END; ! END OF RSS1

```
SS INSTRUCTIONS
       FOR ALL OF THESE INSTRUCTIONS AN ADDRESSING ERROR OR A PROTECTION ERROR
 RESULTS IN TERMINATION OF THE INSTRUCTION. ALL, PART OF, OR NONE OF THE RESULT MAY BE STORED. THEREFORE THE RESULTANT DATA IS UNPREDICTABLE AND THE SETTING OF THE CONDITION CODE, IF CALLED FOR MAY BE UNPREDICTABLE. IN GENERAL THE RESULTS SHOULD NOT BE USED.
                   ! MOVE NUMERICS
                   BEGIN
                   LAUX1+0; LAUX2+0 NEXT
MVN1:= BEGIN
                             ADBYT2 NEXT ROBYTE NEXT
                              ADBYT1; T4-MBR<28:31> NEXT
                              ROBYTE NEXT
                              MBR<28:31>+T4 NEXT
                              WRBYTE NEXT
                              (IF LFLD GTR LAUX2 =>
                                        LAUX1+(LAUX1+1)<7:8>; LAUX2+(LAUX2+1)<7:8> NEXT
                                        ) ! END OF IF LFLD
                             END ! END OF MVM1
                   END; ! END OF HVN
        MVC:=
                   ! MOVE CHARACTER
                   BEGIN
                   LAUK1+0; LAUK2+0 NEXT
MVC1:= BEGIN
                             ADBYT2 NEXT ROBYTE NEXT
                             ADBYT1 NEXT
                              HRBYTE NEXT
                              (IF LFLD GTR LAUX2 =>
                                        LAUK1+(LAUK1+1)<7:0>; LAUK2+(LAUK2+1)<7:0> NEXT
                                        HVC1
                             END
                   END; ! END OF MVC
        MVZ:=
                   ! HOVE ZONES
                   BEGIN
                   LAUX1-0; LAUX2-0 NEXT
                   MVZ1:= BEGIN
                             ADBYT2 NEXT ROBYTE NEXT
                             ADBYT1; T4-MBR<24:27> NEXT
ROBYTE NEXT
MBR<24:27>+T4 NEXT
                             HRBYTE NEXT
(IF LFLD GTR LAUX2 =>
                                        LAUK1+(LAUK1+1)<7:0>; LAUK2+(LAUK2+1)<7:0> NEXT
                                        HV21
                                        ) ! END OF IF LFLD
                             END ! END OF HVZ1
                   END; ! END OF MOVE ZONES
```

```
NC: =
          ! AND CHRRACTER
          BEGIN
          LAUX1-8; LAUX2-8;
          NCCC1:= (CC-0) NEXT
          NC1:=
                    BEGIN
                    ADBYT2 NEXT ROBYTE NEXT
                    LOBYTE-HIBYTE;
                    ADBYT1 NEXT ROBYTE NEXT
                    HIBYTE-(LOBYTE AND HIBYTE) NEXT WRBYTE NEXT
NCCC2:= (IF HIBYTE => CC+1) NEXT
(IF LFLD GTR LAUX2 =>
                              LAUK1+(LAUK1+1)<7:0>; LAUK2+(LAUK2+1)<7:0> NEXT
                              NC1
                    END
          END; ! END OF NC
          ! COMPARE LOGICAL CHARACTER
CLC:=
          BEGIN
          LAUK1-8; LAUX2-8;
                               (CC-0) NEXT
          CLCCC1:=
          CLC1:= BEGIN
                    ADBYT1 NEXT ROBYTE NEXT
                    LOBYTE-HIBYTE;

ADBYTE NEXT ROBYTE NEXT

(IF LOBYTE EQL HIBYTE =>

(IF LFLD GTR LRUK2 =>
                                        LAUX1+(LAUX1+1)<7:0>; LAUX2+(LAUX2+1)<7:0> NEXT
                                        CLC1
                              ) NEXT
                     CLCCC2:= BEGIN
                              (IF LOBYTE LSS HIBYTE => CC+1) NEXT
(IF LOBYTE GTR HIBYTE => CC+2)
END ! ENO OF CLCCC2
                               ! END OF CLC1
          END; ! END OF CLC
OC:=
           ! OR CHARACTER
          BEGIN
           LAUX1+0; LAUX2+0;
           OCCC1:= (CC+8) NEXT
           OC1:= BEGIN
                     ADBYT2 NEXT RODYTE NEXT
                     LOBYTE-HIBYTE;
                     ADBYT1 NEXT ROBYTE NEXT
                     HIBYTE+ (LOBYTE OR HIBYTE) NEXT WRBYTE NEXT
                     OCCC2:= (IF HIBYTE => CC+1) NEXT
(IF LFLD CTR LRUX2 =>
                               LAUK1+(LAUK1+1)<7:8>; LAUK2+(LAUK2+1)<7:8> NEXT
                               001
                     END
           END; ! END OF OC
```

```
! EXCLUSIVE OR CHARACTER
XC:=
          BEGIN
LRUX1-9; LRUX2-9;
XCCC1:= (CC-9) HEXT
          XC1:=
                     BEGIN
                     ADBYT2 NEXT ROBYTE NEXT
                     LOBYTE-HIBYTE;

RDBYT1 NEXT ROBYTE NEXT

HIBYTE-(LOBYTE XOR HIBYTE) NEXT WRBYTE NEXT

XCCC2:= (IF HIBYTE => CC+1) NEXT
                     (IF LFLO GTR LAUK2 =>
LAUK1+(LAUK1+1)<7:0>; LAUK2+(LAUK2+1)<7:0> NEXT
                               XC1
                     END
           END; ! END OF XC
           ! TRANSLATE
TR:=
           BEGIN
           LRUX1+0; LRUX2+0 NEXT
           TR1:=
                    BEGIN
                     ADBYT1 NEXT ROBYTE NEXT
                     MAR- (AMAR2+HIBYTE) <23:8> NEXT ROBYTE NEXT
                     ADBYT1 NEXT WRBYTE NEXT
                     (IF LFLD GTR LAUX2 =>
                               LRUX1+(LRUX1+1)<7:0>; LAUX2+(LAUX2+1)<7:0> NEXT
                                TR1
                     END
           END: ! END OF TR
TRT:=
           ! TRANSLATE AND TEST
           BEGIN
           LAUX1+8; LAUX2+8;
           TRTCC1:= (CC+0) NEXT
TRT1:= BEGIN
                     ADBYT1 NEXT ROBYTE NEXT
                     MAR- (AMAR2+HIBYTE) <23:0> NEXT ROBYTE NEXT
                     (IF HIBYTE =>
                                REG (1) <8:31>+ (AMAR1+LAUX1) <23:0>;
                                REG(2) <24:31>+HIBYTE NEXT
                                TRTCC2:= BEGIN
                                         BEGIN
CC+1 NEXT
(IF LFLD EQL LAUX1 => CC+2)
END ! END OF TRTCC2
                                ) NEXT
                      (IF (LFLD GTR LAUX2) AND (HIBYTE EQL 8) =>
LAUX1+(LAUX1+1)<7:8>; LAUX2+(LAUX2+1)<7:8> NEXT
                     END
           END: ! END OF TRT
```

```
! EDIT (DECIMAL FEATURE INSTRUCTION)
         BEGIN
         NOP
         END; ! END OF ED
         ! EDIT AND HARK (DECIMAL FEATURE INSTRUCTION)
EDMK: =
         BEGIN
         NOP
         END; ! END OF EOHK
MV0: =
         ! MOVE WITH OFFSET
         BEGIN
         LAUX1-L1; LAUX2-L2 NEXT
ADBYT1 NEXT ROBYTE NEXT
         T4+MBR<28:31>; ADBYT2 NEXT ROBYTE NEXT
         MV01:= BEGIN
                  ADBYT1 NEXT
                  MBR-MBR 1SL0 4 NEXT
                  MBR<28:31>+T4 NEXT
                  WRBYTE; T4+MBR<24:27> NEXT
(IF LAUX1 NEQ 0 =>
                           LAUX1+ (LAUX1 HINUS 1) <7:0> NEXT
                           L2FCH NEXT
                           HV01
                           ) ! END OF IF LAUX1
                  END ! END OF MVO1
         END; ! END OF HVO
PACK: =
         ! PACK
         BEGIN
         LAUX1-L1; LAUX2-L2 NEXT
         ADBYTZ NEXT ROBYTE NEXT
         MBR<24:31>+MBR<28:31>eMBR<24:27> NEXT
         PACK1:= BEGIN
                  ADBYT1 NEXT
                  WRBYTE NEXT
                  (IF LAUX1 NEQ 0 =>

LAUX1+(LAUX1 MINUS 1)<7:0>;

L2FCH NEXT
                           T4-MBR<28:31> NEXT
                           L2FCH NEXT
                           MBR<24:31>+MBR<28:31>eT4 NEXT
                           PACK1
                           ) ! END OF IF LAUKI
                  END ! END OF PACK1
         END; ! END OF PACK
         ! UNPACK
UNPK:=
         BEGIN
         LAUX1-L1: LAUX2-L2;
          (DECODE ASCHSK#>
                  ZONE - '1111;
ZONE - '8101
          18
                   ) NEXT
         ADBYTZ NEXT ROBYTE NEXT
         MBR<24:31>+MBR<28:31>@MBR<24:27> NEXT
         UNPK1:= BEGIN
                   ADBYT1 NEXT
                   HRBYTE NEXT
                   (IF LAUX1 NEQ 8 =>
                           LAUK1+(LAUK1 MINUS 1)<7:0>;
L2FCH NEXT
                            T4+MBR<24:27> NEXT
                           MBR<24:27>+ZONE; ADBYT1 NEXT
                            WRBYTE NEXT
                            (IF LAUX1 NEQ 8 =>
                                    LAUX1+(LAUX1 MINUS 1)<7:0>;
                                    MBR<24:31>+ZONE@T4 NEXT
                                    UNPK1
                           ) ! END OF IF LAUX1
) ! END OF IF LAUX1
                   END ! END OF UNPK1
         END; ! END OF UNPACK
```

ZAP:= ! ZERO AND ADD (DECIMAL FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF ZAP

CP:= ! COMPARE DECIMAL (DECIMAL FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF COMPARE DECIMAL

AP:= ! ADD DECIMAL (DECIMAL FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF ADD DECIMAL

SP:= ! SUBTRACT DECIMAL (DECIMAL FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF SUBTRACT DECIMAL

MP:= ! MULTIPLY DECIMAL (DECIMAL FEATURE INSTRUCTION)
BEGIN
NOP
END; ! END OF MULTIPLY DECIMAL

DP:= ! DIVIDE DECIMAL (DECIMAL FERTURE INSTRUCTION)
BEGIN
NOP
END; ! END OF DIVIDE DECIMAL

#### ! SS INSTRUCTION DECODE TABLE

53:=

BEGIN

```
(DECODE OPCODE <2:7> =>
                                           ! OPCODE DECODING
          OPEX;
                                ! C8
! C1
! C2
! C3
! C4
! C5
! C6
          OPEX;
          OPEX;
          OPEX;
          OPEX;
          OPEX;
          OPEX;
          OPEX;
          OPEX;
                                ! C8
! C9
! CR
! CB
! CC
! CD
          OPEX;
          OPEX;
          OPEX;
OPEX;
          OPEX;
          OPEX;
          OPEK;
                                   CF
          OPEX;
                                 ! 00
          MVN;
                                   D1 MOVE NUMERICS
                                DE DOVE CHARACTER

DO HOVE CHARACTER

DO HOVE ZONES

DO COMPARE LOGICAL CHARACTER

DO COMPARE LOGICAL CHARACTER
          MVC;
          MVZ;
          NC;
CLC;
                                 ! D6 OR CHARACTER
          00;
          XC;
                                   D7 EXCLUSIVE OR CHARACTER
           OPEX;
                                 ! D8
          OPEX;
                                 ! D9
          OPEX;
                                   DA
                                DB TRANSLATE
          OPEX;
          TR;
           TRT;
                                 ! DD TRANSLATE AND TEST
                                 ! DE EDIT
          ED;
          EDHK;
                                 ! DF EDIT AND MARK
          OPEX;
                                   Eθ
          OPEX;
                                 ! E1
          OPEX;
                                 ! E2
          OPEX;
                                  E3
E4
E5
          OPEX;
          OPEX;
                                   E6
E7
          OPEX;
          OPEX;
          OPEX;
                                   E8
          OPEX;
                                   E9
          OPEX;
                                   EA
          OPEX;
                                  EB
EC
ED
EE
EF
          OPEX;
          OPEX;
          OPEX;
          OPEX;
                                 ! F8
! F1 MOVE WITH OFFSET
! F2 PACK
           OPEX;
          MVD;
          PACK;
           UNPK;
                                 ! F3 UNPACK
          OPEX;
                                 1 F4
          OPEX;
                                 ! F5
! F6
! F7
          OPEX;
           OPEX;
                                 I F8 ZERO AND ADD
           ZAP;
          CP;
AP;
SP;
MP;
                                   F9 COMPARE DECIMAL
                                   FA ADD DECIMAL
                                 ! FB SUBTRACT DECIMAL ! FC MULTIPLY PACKED
          DP:
                                 ! FO DIVIDE PACKED
                                 1 FE
           OPEX;
                                1 FF
          OPEX
```

) ! END OF DECODE END; ! END OF SS

# ! INTERRUPT SERVICE ROUTINES

INT:=

BEGIN T2÷ILC NEXT ! SAVE INSTRUCTION LENGTH

! HANDLE PRIORITY (1) INTERRUPTS

(IF INTVEC<0> AND MCHKHK =>
MKOPSH-PSH NEXT
MKOPSH<16:31>+0 NEXT
SCHOUT-PSH NEXT
PSH-HKNPSH;
INTVEC<0:2>+0
) NEXT

! HANDLE PRIORITY (2) INTERRRUPTS

(IF INTVEC<1> =>
 SVCPSH-PSH NEXT
 PSH-SVNPSH;
 INTVEC<1>+0
 ) NEXT

(IF INTVEC<2> =>
PROPSH-PSH NEXT
PSH-PRNPSH;
INTVEC<2>+0
) NEXT

! HANDLE PRIORITY (3) INTERRUPTS

(IF INTVEC<3> AND CHAMSK =>
INTCOE-EXTREG NEXT
EXOPSH-PSH NEXT
PSH-EXNPSH;
INTVEC<3>-0
) NEXT

! HANDLE PRIORITY (4) INTERRUPTS

(IF INTVEC<6> AND IOMSK =>
INTCOE+DEVREG NEXT
IOOPSH+PSH NEXT
PSH+IONPSH;
INTVEC<4>+8
) NEXT

INTCDE-0; ILC-T2 ! RESET ILC & INTERRUPT CODE

END; ! END OF INTERRUPT HANDLING

# I INSTRUCTION DECODING SECTION

IEXEC: -

BEGIN DECODE OPCODE<0:1> => RR; RX; RSS1; SS END; ! END OF IEXEC

ICYCLE :=

BEGIN

IFETCH NEXT

IEXEC NEXT

(IF EXRF => IEXEC NEXT EXRF+0)

END

OF DECLARATIONS

# ! MAIN EXECUTABLE PROGRAM

RUN: -

BEGIN (IF NOT STOPBIT => (IF NOT HAITST => ICYCLE

) NEXT ! END OF NOT WAITST INT NEXT
RUN
> ! END OF NOT STOPBIT
END ! END OF RUN LOOP

! END OF 5368

```
INTERDATA 8/32 ISP DESCRIPTION
INTERDATA := ( DECLARE
          USEFUL MACROS --- SYNONYMS
                   BEGIN := ($
          MACRO
          MACRO
                   END := )$
          MACRO
                   IFF := DECODE (NOT ($
          MACRO
                   THEN := ))=>$
          MACRO
                   ELSE := \ELSE $
          INTERDATA STORAGE RESOURCES
REG 10:1271<0:31>;
                             18 SETS OF 16 REGISTERS
                             IMARNING: IMPLEMENTATION ASSUMES ONLY 8 REGISTER SETS
          macro maxbytes:="ffff$
BHEMIO: maxbytes] <0:7>;
                                                         !BYTE-ADDRESSABLE MEMORY
          HMEH (8: "7Fff) <8:15> := BHEH (8: maxbytes) <8:7> ; !HALF-HORDS
          HMEH (8: "3Fff) <8:31> := BHEH (8: maxbytes) <8:7> ;
                                                                       IFULL-HORDS
          PROGRAM STATUS HORD < PSH > AND ITS SUBFIELDS
PSH<0:63> ;
\PSH.SUBFIELDS
COND. CODE
                   CC<0:3> := PSH<28:31> ;
                                                         !CONDITION CODE
          C<> := PSH<28> ;
                                                   CARRY BIT
                                                   IOVERFLOW BIT
          V<> := PSH<29>;
                                                   GREATER-THAN BIT
          G<> := PSH<30>;
                                                ILESS-THAN BIT
          L<> := PSH<31> ;
\REGISTER.SET R<0:3> := PSH<24:27> ;
                                                         !CURRENT REGISTER SET
          LOC<8:19> := PSH<44:63>;
                                                  ILOCATION COUNTER
\INTERRUPT.MASKBITS
MACRO
          II := PSH<17>ePSH<20>$
                                                          IMMEDIATE INTERRUPTS MASK BITS
                                                         IHIGH-ORDEH BIT OF II
          18<> := PSH<17> ;
                                                         !LOW-ORDER BIT OF 11
!WAIT-STATE BIT
          11<> := PSH<28> ;
          H<> := PSH<16> ;
                                                         IMACHINE MALFUNCTION INTERRUPT MASK BIT
          M<> := PSW<18> ;
          A<> := PSH<19> ;
                                                IARITHMETIC FAULT INTERRUPT MASK BIT
          P<> :=PSH<23> ;
                                                PROTECT MODE INTERRUPT MASK BIT
          R.P<> := PSW<21> ;
                                                 MEMORY RELOCATION/PROTECTION VIOLATION MASK
          Q<> := PSH<22> ;
                                                QUEUE SERVICE INTERRUPT MASK BIT
          INSTRUCTION REGISTER <IR> AND ITS SUBFIELDS
IR<0:47> ;
\IR.SUBFIELDS
          OP<0:7> := IR<0:7> ;
R1<0:3> := IR<8:11>;
R2<0:3> := IR<12:15> ;
                                                IFIRST OPERAND-REGISTER
                                                SECOND OPERAND-REGISTER
          N<0:3> := IR<12:15> ;
                                                SECOND OPERAND INDEX REGISTER
!16-BIT CONSTANT
!32-BIT CONSTANT
          X2<0:3> := IR<12:15> ;
RI1<0:15> := IR<16:31> ;
RI2<0:31> := IR<16:47> ;
          D2<0:13> := IR<18:31> ;
                                                12'S COMPLEMENT DISPLACEMENT
          FX2<0:3> := IR<12:15> ;

FX2<0:3> := IR<20:23> ;

FX2<0:23> := IR<20:23> ;

FXTYPE<0:1> := IR<16:17> ;
                                                IFIRST INDEX REG
                                                !2ND INDEX REG
                                            USED TO DECODE RX TYPE
          RR FORMAT SUBFIELDS: OP, R1, R2
          SF FORMAT SUBFIELOS: OP, R1, N
RI FORMAT SUBFIELOS: OP, R1, X2, (RII OR RII)
RX FORMAT SUBFIELOS: OP, R1, ((X2, D2) OR (FX1, FX2, A2))
```

#### INTERDATA 8/32 ISP DESCRIPTION

#### ISP TEMPORARY REGISTERS

```
RUM FLAG: 1---GO; 8---HALT
                                                     INOP REGISTER
           NOPR<>;
           MACRO NOP: -NOPA. 98
                                                     INULL STATEMENT
                                                     ING. OF BYTES TO READ/HRITE FROM/INTO MEMORY
           NBYTES<8:2>;
                                           INBYTES CAN BE 1, 2, OR 4 (BYTE, HALF OR FULL HORD)

!FLAG: 0=> DATA FETCH; 1=> INSTR. FETCH
           INSTR<>;
                                                     fixed.float<>;
           intvec<8:3>;
           intlev<8:3>;
                                                     !dummy device number
           devnum<8>:
devstat<>;
MRCR<0:24>;
macro wmacr:=macr 1sr0 2 $
                                                     Idumy device status
Imac address translation register
macro hmacr:=macr fsr0 1 $
MAR<0:19>;
                                                     ! MEMORY ADDRESS REGISTER
           MBR<8:31> ;
                                                     MEMORY BUFFER REGISTER
macro Hmar:=mar 1sr8 2 $ macro hmar:=mar 1sr8 1 $
          SET<0:2>:=R<1:3>;
                                                     PREGISTER SET SELECTION: 8 sets only PERFECTIVE RODRESS FOR RX & RI FORMAT OPERANDS PRODUCTION (32-817)
           EA<0:19>;
           CCOP<0:31>:
           RIOPHO<0:31>;
                                                     IRI FORMAT OPERAND
           temp1<>;
                                                     !1-bit temp req
                                          MACRO sign:=temp15
           temp4<8:3>;
           low<8:3>;
           temp5<8:4>;
                                                     18-bit temporary reg
116-bit TEMPDRARY REGISTER
           temp8<8:7>;
           TEMP16<0:15>;
                                                     lanother 16-bit temporary reg
lanother 16-bit temporary register (used with list instructions)
!17-BIT TEMPORARY REGISTER
!20-BIT TEMPORARY REGISTER
!32-BIT TEMPORARY REGISTER
           dat16<0:15>;
           MACRO max16:=dat16$
TEMP17<0:16>;
           TEMP28<0:19> ;
           TEMP32<0:31> ;
           dat32<0:31> ;
                                                     lanother 32-bit temporary reg
lanother 32-bit temp (used in divide instructions
           MACRO div32:=dat32$
           TEMP33<0:32>;
                                                     133-bit temporary register
164-BIT TEMPORARY REGISTER
           TEMP64<8:63> ;
           Q64<8:63>;
OLDPSH<8:63>
                                                     lanother 84-bit temp (used in Divide Instructions)
IUSED TO HOLD CURRENT PSW
!RODRESS OF NEW PSW
           NEHPSH:= TEMP288
MACRO
```

#### INTERDATA 8/32 ISP DESCRIPTION

```
ISP SUBROUTINES --- CALLED BY OTHER ROUTINES
          IMAC is called by MEMRD and MEMNT
          performs actions of the Hemory Access Controller
                                                 !memory access control !NOT CURRENTLY INPLEMENTED IN THIS ISP
MAC:= begin
          IBNORYCHK is called by MEMRO and MEMHT
          !parameters: nbytes (readonly); mar (read/write)
BNDRYCHK:=Begin
                                        !check address boundary
                              !if data read => boundary error causes machine interrupt
                              lif instruction read => address are truncated to lower-most boundary limitially, just truncate all addresses, since INTERDATA
          has not yet implemented the M int for boundary errors (IFF (nbytes EQL 2) THEN mar-mar AND "fifte;
                              !halfword accesses must be on a halfword boundary
                    (IF nbytes eq! 4 => mar-mar AND "ffffc )
lif fullword read, must be on fullword boundary
                    end IFF
END:
          end bndruchk
MEMRD := BEGIN
                                                  READ HBYTES FROM MEMORY ADDRESS MAR INTO MBR
          r. H-8 Next
                                                  !doing a read
          bndrychk Next
                                                  chk word boundary
           MACR-MAR Next
                                                  !initialize macr
          (IF R.P => MAC ) NEXT
                                                 ! memory access control
          (decode nbytes =>
          18
                    nop;
                    mbr-bmem [macr];
                                                 !read byte zero-fill
          11
          12
                    mbr-hmem [hmacr];
                                                 !read halfword
          13
                    nop;
          14
                    mbr-wmem (wmacr)
                     end decode
END ; !MEMRD ;
                                                  IMEMORY WRITE ROUTINE
MEHHT: =BEGIN
                                                  ICHECK FOR BOUNDARY ALIGNMENT
          BNDRYCHK NEXT
          R.W+1 ; MACR +MAR NEXT
(IF R.P => MAC ) NEXT
                                                  IDDING A WRITE
                                                 !IF R.P => MEMORY TRANSLATE
           (DECODE NBYTES =>
                    NOP:
          NA.
                    BHEH (MACR) + MBR<24:31>;
HMEH (HMHCR)+MBR<16:31>;
                                                          IBYTE HRITE
          11
                                                           IHALFHORD WRITE
          12
          13
                    NOP .
                    WHEN (WHACK) +MBR<0:31>
                                                           !FULLWORD WRITE
          14
                     IEND DECODE
END:
           !MEHHT
                                        !ccfixed sets CC using value of parameter ccop !G and L set according to ccop value !C and V set to \theta
CCFIXEO: =BEGIN
           (DECODE CCOP<0> =>
                                        I test sign of ccop
            . NONNEG
                      (IFF (CCOP EQL 8) THEN CC+8; !clear G and L
                    ELSE CC+2
                                        !set G
            11.NEG CC-1
                                        Iset L
            ! END DECODE
END:
           !CCF IXED
```

ISYSINT: LOADS MEH PSH AND SAVES OLD PSH IN REGISTERS 14 AND 15 OF I THE NEHLY SELECTED SET ISYSINT IS USED HHEN ANY OF THE 5 TYPES OF INTERRUPTS OCCUR: ISUPERVISOR CALL, ILLEGAL (OR PROTECTION) INSTRUCTION, ISYSTEM QUEUE SERVICE, ARITHMETIC FAULT.

# INTERDRTA 8/32 ISP DESCRIPTION ! INPUT PARAMETERS:

INEMPSH - CONTAINS HEMORY ADDRESS OF HEW PSH

SYSINT := BEGIN OLDPSH-PSH NEXT ! SAVE CURRENT PSH PART OF NEW PSW mereneunau NEXT TEMP84<8:31>+WHEN LUMAR) NEXT MAR- (MAR+4) <19:8> NEXT TEMP64<32:63>+WHEN (WHAR) NEXT PSH-TEMP84 NEXT INEH PSH LOADED

1954-WHEN (MEMPSW) <8:31>@WHEN (MEMPSW + 41<8:31> PSW LOADED WITH DATA IN MEMORY AT ADDRESS MEMPSW REGISET@"E)+OLDPSH <0:31>;

REG (SETe"F) +OLDPSH<32:63> OLD PSH LOADED INTO REGS 14 AND 15 OF NEW SET

SYSINT END :

QSCHK := BEGIN mar-"88 Next mbr-umem[umar] Next

laddrass of system queue is at location "88 !fetch address of system queue ea-mbr<13:31> Next ! low 28-bit address mar+ (ea+2)<19:8>; nbytes+2 Next !prepare to fetch 2nd halfword of list headr of system queue

Memrd Hext Imbr now contains the no. of slots used in the list/queue (IF mbr => ! is there an entry in the queue пенрвн⊷"88 Next

!if so, syst. queue interrupt occurs !change processor state(for interrupt handling) sysint Next regisete "di -ea Iplace address of system queue in reg. 13 of new set lend IF

ISYSTEM QUEUE SERVICE CHECK

!QSCHK END :

!ARITHCHK called by DIVIDE instructions !parameters: fixed.float (readonly) !ARITHCHK calls SYSINT

ARITHCHK:=Begin (IF a => newpsu-"48: susint: (DECODE fixed.float => \8.fixed c+8;

oldpsи-рян Next

!arithmetic interrupt check laddress of new psw for arith. Ints handler !change processor state (ie. swap psws) leas it a fixed pt or floating pt arithmetic error lfixed pt operation => clear carry c+1 !floating pt => set carry 1. float !end DECODE

End: !ar i thchk

getdevinfo:=Begin End:

!respond to i/o interrupt by getting device no. and status !dummy parameters returned: devnum & devstat

!IOINT is called by INTCHK when an interrupt of level intlev is to be processed !parameters: intlev (readonly) !IOINT calls GETDEVINFO

IOINT:=Begin

!an i/o interrupt of level intlev exists (and is enabled) Iprocess interrupt !!!

!set new psw status

DBH<8:31>+ ("28 e intlev)<31:8> TSL8 4 Next reg[set@("8<3:8>)]+oldpsu<8:31>; reg[set@("1<3:8>)]+oldpsu<32:63> Next getdevinto Next reg[sete("2<3:8>)] + devnum;

Ichange to the reg. set corresponding to intlev !save old psw in registers ! I and 2 of the new set iget device no. and status Isave device number in reg 2 of new set Isave device status in reg 3 of new set

reg(sete("3<3:8>))+ devetat Next iget address of device handler from interrupt handler tak loc+("d8 + (('8@devnum)<19:8> TSL8 2))<19:8>

End: lioint

#### INTERDATA 8/32 ISP DESCRIPTION

#### INSTRUCTION FORMAT ROUTINES

#### ! . rr & sf format instructions

rrformat := begin LOC + (MAR +2)<19:8> ; !UPDATE LOC

instr-8 !END of instruction fetch mode

END ; Irrformat

isf instruction format

sfformat:=Begin !sfformat

Istformat uses same routine as reformat

. Iri type 1 format instruction

rilformat:= begin

mar+(mar+2)<19:8> NEXT !update mer memrd NEXT !read nbytes more Ir<16:31>+mbr<16:31> NEXT

!calculate ri operand

(decode ril<8> => !test sign bit ! tes. !nonnsg !neg riopnd+ril ; !non riopnd+ ("ffff @ril)<31:8> ) NEXT !END decode

(if x2 => rilind:=(riopnd+ (riopnd + reg[setex2] )<31:0>) ) WEXT ! indexing loc + (mar+2)<19:8>; !update loc !END OF INSTRUCTION HODE instr-8

END ; !rilformat

!ri type 2 instruction format

ri2format := begin

mar+ (mar+2)<19:8>; nbytes+2 NEXT memrd NEXT !read 2 bytes more of instruction ir<16:31>+mbr<16:31> NEXT

mar+(mar+2)<19:8> Next !update mar to read last 2 bytes Inon have read 48-bits of instr memrd Next !had to read 2 halfwords to ir<32:47>+mbr<15:31> Next

!insure proper boundary alignment loc - (mar+2)<19:8> ; instr +8 next !update loc, instr riopnderi2 NEXT icalculate ri operand (if x2 => ri2ind:=(riopnd+ (riopnd + reg(setex2))<31:0>) | lindexing

END : !ri2format

Iry formet instructions

rxformat:=begin

mar+ (mar+2)<19:8> NEXT Inbute still 2 memrd NEXT !read another half word ir<16:31>+mbr<16:31> NEXT temp32-8 NEXT linit

(decode rxtype => rx1format\88:= begin !determine rxtupe lrx type 1 ld2 nonneg

temp32-d2 MEXT |d2 nonneg (if x2 => rxlind:=(temp32-(temp32 + rag[setex2])<31:8> )) Mext ea-temp32<12:31> leffective address END : !rx1

rx3format\61:=

mar+(mar+2)<19:8> NEXT memrd NEXT ir<32:47>+mbr<16:31> NEXT Iread another half word of instr Temp32-a2 NEXT

```
(DECODE (1x2 MEQ 8) e (ax2 MEQ 8) =>
                                   rx3s:=(nop);
rx3f:=(nop);
                           18
                           11
                                   rx3fet = (nop)
                           \fs
                                   Ithis is for R-H measures only--ignore
                 END ;
                          Irx3
                 begin
temp32+(mar+2+d2)<31:0> MENT
(if x2 => rx2aind:=(temp32+(temp32+reg[set@x2])<31:0> )) MEXT
120-bit address
rx2aformet\18:= begin
                 ea-temp32<12:31>
END ;
                                  !rx2 & d2 nonneg
ENO |rx2 and d2 neg
) NEXT |ENO decode rxtype
|oc-(mer + 2)<19:0-; |netr-0
END ;
         Irxformet
```

ILLINST :=Begin !!!!ege! instruction encountered NEWPSW-"30 NEXT !ADDRESS OF NEW PSW FOR ILL.INST.INT.MANDIER SYSINT !SWAP PSWS

END ; ILLINST

```
INTERDATA 8/32 ISP DESCRIPTION
          ! THE LOAD INSTRUCTIONS
LR: =begin
                   ! load reg
         RRFORMAT NEXT
          CCOP - REGISETER21 NEXT
          REGISETER1) - CCOP NEXT
          CCFIXED ISET CC
END ; !LR
                  !LOAD IMMED.SHORT
LIS:=BEGIN
         SFFORMAT NEXT
          REGISETER1) + CCOP NEXT
          CCFIXED
END ;
            ILIS
          IN !LOAD COMPLEMENT SHORT SFFORMAT NEXT
LCS: =BEGIN
          CCOP- (MINUS ("0000000 eN) <31:0>) <31:0> NEXT
          REGISETER1) + CCOP NEXT
          CCFIXED
END:
           ILCS
         BEGIN !LOAD
RXFORMAT NEXT !CALCULATE EA
NBYTES+ 4;MAR+EA NEXT
MEMAD NEXT !READ HORD FROM MEM
CCOP+MBR NEXT !LOAD
Linst:=BEGIN
          REG (SETOR1) + CCOP NEXT
          CCFIXED
END;
          !LINST
         RIZFORHAT NEXT
LI:=BEGIN
          CCOP- RIOPND Next
                                       !COND CODE PARAM
          REGISETER13-CCOP NEXT !LOAD
          CCFIXED
end; !LI
          RXFORMAT NEXT
LH: =BEGIN
          MAR-ER; NBYTES-2 NEXT
MEMRO NEXT
          (DECODE MBR<16>=>
                                      ISIGN BIT
          NONNEG BEGIN
         \0.NONNEG BEGIN

CCOP+ MBR<16:31> Next

REGISETeR11+CCOP

end; !\0-DECODE

\1.NEG BEGIN

CCOP+ ("FFFF @ MBR<16:31>)<31:0> Next

REGISETeR11+CCOP

END !\1-DECODE
          ) NEXT !end DECODE
          CCFIXED
end; ILH
                  !load halfword immediate
LHI:=Begin
         rilformat Next
          ccoperiopnd Next . !riopnd already sign extended reg[set@r1]+ccop Next
          ccfixed
END;
          ! Ihi
```

IN !LOAD ADDRESS
RXFORMAT NEXT
REG(SET@R1)+EA !20-BIT ADDRESS

B-51

LA: -BEGIN

end; !LA

```
LHL: =BEGIN
                        !LOAD HALFHORD LOGICAL
            RXFORMAT NEXT
NBYTES+2; MAR+EA NEXT
            MEMRO NEXT !READ HALFW
CCOP+MBR<16:31> NEXT !ZERO-FILL
                                                 !READ HALFWORD
             REG (SETER1)+MBR<16:31> NEXT
             CCFIXED
end ;
          ILHL
            IN !LOAD MULTIPLE
RXFORMAT NEXT
NBYTES+4; MAR+EA; TEMP4+R1 NEXT !TEMP4 IS USED FOR LOOP COUNTER
( MEMRO NEXT
REGISET@TEMP4]+MBR NEXT
LM: =BEGIN
LMULT:=(
                         MAR-(MAR+4)<19:8> Next
                         (IF temp4 LSS 15 => temp4+(temp4+1)<3:8> Next
                                                LHULT)
            ) !end LHULT
end ; ! LM
LB:=BEGIN
                        !LOAD BYTE
            RXFORHAT NEXT
MAR-EA; NBYTES-1
MEMRO NEXT
                                            NEXT
            REG (SET@R1) + MBR<24:31>
                                                            !FORCE HIGH BITS TO ZERO
END:
             1 lb
            IN !LOAD BYTE REG
RRFORMAT Next
REG (SETeR1) - REG (SETeR2) <24:31>
LBR:=BEGIN
             FORCE HIGHBITS TO ZERO
END:
             !LBR
STH:= BEGIN !STORE HALFHORD
RXFORMAT NEXT
MAR+EA; NBYTES+2;
MBR<16:31>+REG(SET@R1)<16:31>
                                                             NEXT
             MEHHT
END:
             ! STH
NEXT
             MEHHT
END;
             STB
            EGIN ISTORE BYTE REGISTER
RRFGRHAT NEXT
REGISET@R2)<24:31>+REGISET@R1)<24:31>
STBR: -BEGIN
END;
             !STBR
            GIN !STORE MULTIPLE

RXFORMAT NEXT

NBYTES-4; MAR-ER; TEMP4-R1 NEXT

SMULT:=( MBR-REG [SET@TEMP4) NEXT

MEHNT NEXT

(IF temp4 LSS 15 =>

MAR- (MAR+4)<19:0>; TEMP4- (TEMP4+1)<3:0> NEXT

SMULT)

) !END SMULT
STM: =BEGIN
END;
             !STM
            SIN !STORE
RXFORMAT MEXT
MAR-EA; MBYTES-4 Noxt
MBR-REG (SETER1) MEXT
ST :=BEGIN
                                                              B-52
             MEHHT
END:
             IST
```

EXBR:=Begin

egin lexhange byte reg rrformet Next reg[set@r2]<16:31>+ reg[set@r1]<24:31> @ reg[set@r1]<16:23> lexbr

End;

ccfixed

Ixi

END:

IBOOLERN INSTRUCTIONS ORINST: - BEGIN IOR REGISTER RRFORMAT NEXT ccop-reg[set@rl] or reg[set@r2] Next
reg[set@rl]+ccop Next
cctixed !set condition code end; !or inst 0:= begin for instr rxformat Next nbytes-4; mar-ea Next !prepare to fetch opnd memrd Next !read a word ccop- regiseter1) or mbr<8:31> Next ccfixed end; !0 OI:= begin for immediate ri2format Next ccop-regiseter1) or riopnd Next regiseter11+ ccop Next ccfixed end; !01 OH: =Begin for halfword rxformat Next mar-ea ; nbytes-2 Next !prepare to fetch date memrd Next !fetch halfword data (IFF (mbr<16> EQL 0) THEN temp32-mbr<16:31>; !test sign bit ELSE temp32+ "ffff @ mbr<16:31>
) Next |end IFF !propagate sign bit (negative) ccop + regiseter1) OR temp32 Next regiseter1)+ccop Next ccfixed END: loh !or hallword immediate OHI:=Begin ccop-reg[set@rl] OR riopnd Next !riopnd already sign extended regiseteril-ccop Next ccfixed END: !ohi X:=Begin !exclusive or rxformat Next mar-ea; nbytes-4 Next !prepare to fetch data memrd Next !fetch fulword data ccop-reg[set@r1] XOR mbr Next regiseter1)-ccop Next ccfixed END; XR:=Begin !exclusive or register rrformat Next ccop-regiseter1) XOR regiseter2] Next reg[seter1]-ccop Next ccfixed END; 1xr XI:=Begin !exclusive or immediate ri2format Next ccop-reg[set@rl] XOR riopnd Next reg[set@rl]+ccop Next

B-54

# INTERBRTA 8/32 1SP DESCRIPTION

```
!exclusive or halfword
XH: -Begin
           rxformet Next
           mor-co; nbytes-2 Next !prepare to fetch data
           mountd Next | fetch fullered data
(IFF (mbr<16> EQL 8) THEN temp32-mbr<16:31>; | test sign bit
ELSE temp32-"ffff e mbr<16:31>
            Isign extend data
            ) Next !end IFF
            ccop-regiseter1) XOR mbr Next
           regiscier1)-ccop Next
            ccf ixed
END;
            Ixh
                                              !exclusive or halfword immediate
XHI:=Begin
           riliormat Next
            ccop-regiseter1] XOR riopnd Next Isign already extend
           regiseteri)-ccop Next
END;
            Inhi
Ninst:=BEGIN
                                    IOND
           BEGIN !AND
RXFORMAT NEXT
HARA-EA; NBYTES-6;
HEMB NEXT ! FETCH OPERAND
CCOP-REGISETER1) AND MBR NEXT
REGISETER1)-CCOP NEXT
CCFIXED !SET COND CODE
END:
            Minst
           IN !AND REG
RRFORMAT NEXT
NR:-BEGIN
            CCOP-REG (SETER1) AND REG (SETER2)
REG (SETER1) -CCOP NEXT
                                                               NEXT
            CCFIXED
END;
NI:-BEGIN
                       !AND IMMED
            RIZFORMAT NEXT
            CCOP-REG (SETER1) AND RIOPND
REG (SETER1) -CCOP NEXT
                                                                  132-BIT IMMED. OPRND
                                                          NEXT
            CCFIXED
END;
            INI
NH: -BEGIN
                       !AND HALFHORD
           RXFORMAT NEXT
           MAR-ER; NBYTES+2
MENRB NEXT
                                       NEXT
           (OECODE MBR<16> => !CHK SIGN BIT OF HA

\0.POS TEMP32~MBR<16:31>;

\1.NEG TEMP32-"FFFF@(MBR<16:31>)

)NEXT !END DECODE

CCOP~REG [SET@R1] AND TEMP32 NEXT

REG [SET@R1] +CCOP NEXT
                                              !CHK SIGN BIT OF HALFHORD
            CCFIXED
            1100
END:
                       IAND HALFHORD IMMED
NHI: -BEGIN
           RILFORMAT NEXT
CCOP-REGISETERIS AND RIOPHO
            REG (SETER1) + CCOP
                                            NEXT
            CCFIXED
END:
            INHI
```

END:

END:

!sihis

#### ISHIFT INSTRUCTIONS

SLL:=Begin | shift left logical rilformat Next temp33- ('@ereg(seterl))<32:0> TSL0 (riopnd<27:31>) Next !use low-order 5-bits of riopnd to determine shift count !produce a 33-bit result which includes the carry in bit 0 ccop-temp33<1:32>; reg[seterl]-ccop Next !32-bit result ccfixed Next c+temp33<0> !set carry bit of condition code !si!

SLLS:=Begin !shift left logical short
sfformat Next
temp33~('00reg[set@rl])<32:0> TSL0 n Next
ccop+temp33<1:32>;
reg[set@rl]+ccop Next !32-bit result
ccfixed Next

c+temp33<0> !set carry bit of condition code

SLHL:=Begin |shift left helfword logical rilformat Next temp17+ ('Beregiseter1)<16:31>) TSLB (riopnd<28:31>) Next |use low-order 4-bits of riopnd to determine shift count |shift the low-order 16-bits only; retain the last bit shifted ccop<8:15>+temp17<1:16>; |pass ccfixed a 16-bit result regiseter1)<16:31>+ccop<8:15> Next | |16-bit result |

c+temp17<8> | set carry bit of condition code

SLHLS:=Begin !shift left halfword logical short sfformat Next temp17+ ('0ereg[seter1]<16:31>) TSL0 n Next !shift the low-order 16 bits only; retain the last bit shifted ccop<0:15>+temp17<1:16>; !pass ccfixed a 16-bit result reg[seter1]<16:31>+ccop<0:15> Next !16-bit result ccfixed Next c+temp17<0> !set carry bit of condition code

SRL:=Begin !shift right logical
rilformat Next
temp33<8:31>> reg[seter1] Next !left-justify in 33-bit reg
!in order to retain the last bit shifted out
temp33-temp33 fSR8 (riopnd<27:31>) Next
!use low-order 5-bits of riopnd to determine shift count
!produce a 33-bit result which includes the carry in bit 32
ccop-temp33<8:31>;
reg[seter1]-ccop Next !32-bit result
ccfixed Next
c+temp33<32> !set carry bit of cendition code
END:

SRHL:=Bogin (shift right halfword logical

rilformat Next
temp17<8:15>+ reg[set@r1]<16:31> Next | left-justify in 17-bit reg
!In order to retain the last bit shifted out
temp17+temp17 tSR8 (riopnd<28:31>) Next
!use low-order 4-bits of riopnd to determine shift count
!produce a 17-bit result which includes the carry in bit 16
ccop<8:15>+temp17<8:15>;
reg[set@r1]<16:31>+ccop<8:15> Next | !16-bit result
ccfixed Next
c-temp17<16> !set carry bit of condition code

END; !srh!

SRHLS:=Begin !shift right halfword logical short
sfformat Next
temp17<8:15>+reg[set@rl]<16:31> Next !left-justify into 17-bit reg
!in order to retain the last bit shifted out
temp17+temp17 15R0 n Next
ccop<8:15>+temp17<8:15>;
reg[set@rl]<16:31>+ccop<8:15> Next !16-bit result
ccfixed Next
c+temp17<16> !set carry bit of condition code

END: Isrhis

RLL:=Begin !rotate left logical

rilformat Next
ccop-reg[set@rl] TRL riopnd<27:31> Next !32-bits
!rotate left by the amt specified in the low 5 bits of riopnd
reg[set@rl]+ccop Next !result
ccfixed

END: Iril

RRL:=Begin !rotate right logical

rilformat Next
ccop+reg[seter1] TRR riopnd<27:31> Next
!rotate right by the amt specified in the low 5 bits of riopnd
reg[seter1]+ccop Next
ccfixed

END; !rr!

SLA:=Begin !shift left arithmetic

END; Isla

SLHA:=Begin !shift left halfword arithetic

rilformat Next
sign=reg[seter1]<16>; temp16+reg[seter1]<17:31> Next
!shift low 15 bits; retain sign bit
temp16+ (temp16 \*15.0 riopnd<28:31>)<15:8> Next
!use low-order 4-bits of riopnd to determine shift count
ccop<8:15>+ sign @ temp16<1:15> Next
reg[set@r1]<16:31>+ ccop<8:15> Next
ccfixed Next
c+temp16<0> !set carry bit of cc

END; Istha

SRA:=Begin Ishift right arithmetic

rilformat Next
sign=reg[set@r1]<0>; !retain sign
temp32<0:38>=reg[set@r1]<1:31> Next | do right 31=bit shift
(DECODE sign => !sign determines fill bit

\0.pos temp32+ temp32 tSR0 riopnd<27:31>;
\1.neg temp32- temp32 tSR1 riopnd<27:31>
) Next !end decode
!shifted right, sign fill; carry in bit 31 of temp32
ccop+ sign @ temp32<0:30> Next !sign @ 31-bit result
reg[set@r1]+ccop Next
ccfixed Next
c+temp32<31> !set carry bit of cc

END; !sr

SRHA:=Bagin !shift right halfword reg
rilformat Next
temp16<0:14>+reg[seter1]<17:31>: !15-bit shift to be done
sign+reg[seter1]<8> Next !save sign
(DECODE sign => !sign determinem fill bit
\0.pos temp16+ temp16 fSR8 riopnd<28:31>;
\1.neg temp16+ temp10 fSR1 riopnd<28:31>
) Next
!shift right by amt specified in low 4 bits of riopnd
!when shifting, propagate sign, and save carry in bit 15 of temp16
ccop<0:15>+ sign @ temp16<0:14> Next
reg[seter1]<16:31>+ccop<0:15> Next

cctixed Next
c-temp16<15> !set carry in cc

END; !srha

TS:=Begin !test and set

rxformat Next
mar-ea; nbytes+2 Next
memrd Next
!prepare to fetch halfword data
!fetch halfword
!use most significant bit to set cc
!NOTE: could have done
mbr-mbr OR "8000 Next
memwt
!set most significant bit of halfword
!set most significant bit of halfword
!set most significant bit of halfword

END: !ts

TLATE:=Begin !translate

END; !tlate

#### ICOMPARE INSTRUCTIONS

```
Cinst:=Begin
                                  Compare
        rxformat Next
        mar-ea; nbytes-4 Next !prepare to fetch data
                                                                  !fetch fullword operand
        temp33- (reg[seter1] + (NOT mbr) + 1)<32:8> Next
                          subtract operands and compare result with zero
                          !perform "2sen + a - b" to cover all possible values of a & b
                          (eg. b=(- 2sen) has no positive value, given n bits)
        ccop+temp33<1:32> Next
                                                  132-bit result
        ccfixed Next
                                                  !set initial cond. code
                                                  !was result negative?
                         !carry set in cc when relation is <
END;
                         !cinst
CR:=Begin
                                                  !compare req.
        rrformat Next
        temp33- (regiseter1) + (NOT regiseter2)) + 1)<32:8> Next
                         !perform "2**n + a - b" to cover all values of a & b
                         !subtract operands and compare difference with zero
        ccop+temp33<1:32> Next
                                                  132-bit result
        ccfixed Next
         (IF | => c+1)
                         !carry set in cc when relation is <
END:
CI:=Begin
                                                  !compare immediate
        ri2format Next
        temp33- (reg[seter1] +(NOT riopnd) + 1)<32:0> Next
                         !compute difference of operands and compare with zero
        ccop+temp33<1:32> Next
        c+ NOT temp33<8>
                                                  !set carry bit (flipped)
END;
CH: =Begin
                                                  !compare halfword
        rxformat Next
        mar-ea; nbytes-2 Next
                                                  !prepare to fetch halfword
                                                  !fetch halfword data
                         !sign-extend and convert data to fullword operand and do comparison
         (DECODE mbr<16> =>
                                                  !test sign bit of halfword data
        \8.pos temp33-(reg[set@r1] + (NOT ("FFFFembr<16:31>) ) + 1)<32:8> ;
        \1.neg temp33+(reg[set@r1] +(NOT ("8888 @ mbr<16:31>) ) + 1)<32:8>
        ) Next
                                 lend decade
        ccop-temp33<1:32> Next
        ccfixed Next
        c- NOT (1emp33<0>)
                                                  !carry set for < relations
END:
CHI:=Begin
                                                  !compare hallword immediate
        rilformat Next
                                                  !riopnd already sign extended
        temp33-(reg[seter1] +(NOT riopnd) + 1)<32:8> Next
        ccop-temp33<1:32> Next
        ccfixed Next
        c+ NOT temp33<8>
                                 !set carry when relation is <
END:
         !chi
CL:=Begin
                                 !compare logical
        rxformat Next
        mar-ea; nbytes-4 Next !prepare to fetch data word
        memrd Next
         temp33~(reg[seter1] + (NOT mbr) + 1)<32:8> Next
        ccop-temp33<1:32> Next
        ccfixed Next
                                 !compute arithmetic cc
         (DECODE regiseter1)<8> e mbr<8> => !signs of operands
\08 (IF | => c+1); !both positive; relation same as arithmetic compare
                 101
                         c+1; !relation is <
                 118
                                          !relation is >
                 111
                         (IF g => c+1)
                                       Ireverse relation
```

```
CLR:=Begin
                                     !compare logical reg
         rrformat Next
          temp33-(regiseteri) + (NOT regiseter2)) + 1)<32:0> Next
         ccop-temp33<1:32> Next
         ccfixed Next
                                     !compute arithmetic cc
          (DECODE regiseter1)<0> e regiseter2)<0> => !signs of operands (OF | => c+1); !both positive; relation same as arithmetic compare
                   18/
                            c+1; !relation is <
                   118
                            nop;
                                             Irelation is >
                            (IF g => c+1) |reverse relation
                   111
                   lend decode
END:
         leir
CLI:=Begin
                                     !compare logical immed
         ri2format Next
          temp33-(reg[seter]] + (NOT riopnd) + 1)<32:8> Next
         ccop-temp33<1:32> Next
          ccfixed Next
                                     !compute arithmetic cc
          (DECODE reg(seter1)<9> e riopnd<8> => !signs of operands
                   100
                           (IF I => c+1); !both positive; relation same as arithmetic compare
                   18/
                            c-1; !relation is <
                           nop; |relation | (IF g => c+1) |reverse relation
                   118
                   111
                   end decade
END:
         tell
CLH:=Begin
                                     !compare logical halfword
         rxformat Next
         mar-ea; nbytes-2 Next !prepare to fetch data halfword
         memrd Next
         (IFF mbr<16> THEN temp32-mbr<16:31>;
ELSE temp32+ "ffff @ mbr<16:31>
                   !halfword data sign extended
          temp33+(reg[seter1] + (NOT temp32) + 1)<32:8> Next
         ccop-temp33<1:32> Next
                                     !compute arithmetic cc
         ccfixed Next
         (OECODE rag(seter))<8> e temp32<8> => !signs of operands
\( 00 \) (IF i => c+1); !both positive; relation same as arithmetic compare
\( 81 \) c+1; !relation is <
                   118
                            nop;
                                             !relation is >
                           (IF g => c+1) !reverse relation
                   111
                   end decode
END:
         Icih
CLHI:=Begin
                                     !compare logical halfword immed
         rilformat Next
         !riopnd already sign extended
temp33~(reg[seter1] + (NOT riopnd) + 1)<32:8> Next
ccop+temp33<1:32> Next
         ccfixed Next
                                    !compute arithmetic cc
          (DECODE reg[set@r1]<8> @ riopnd<8> => !signs of operands
                        (IF 1 => c+1); |both positive; relation same as arithmetic compare
                   188
                   101
                            c-1; !relation is <
                   118
                            nop;
                                              !relation is >
                            (IF g => c+1) !reverse relation
                   \11
                   lend decode
END:
         lethi
CLB:=Begin
                                     !compare logical byte
         rxformat Next
         mar-ea; nbytes-1 Next
                                             Iprpare to fetch bute data
```

memrd Next temp8+(reg[seter1]<24:31> + (NOT mbr<24:31>) + 1 )<7:0> Next ccop<8:7>+temp8 Next ccfixed Next (DECODE regiseter1]<24> e mbr<24> => Isigns of data

```
(IF I => c+1); |both positive; relation same as arithmetic compare c+1; |relation is <
                        181
                        110
                                   nopş
                                                        Irelation is >
                        111
                                   (IF g => c+1) !reverse relation
                        end decode
            )
|c|b
END;
CHVR:=Begin
                                               !convert to halfword value reg
            rrformat Next
           reformat Next
temp32<16:31>+reg[seter2]<16:31> Next
(DECODE temp32<16> => !halfword sign bit
Ne.pos temp32<0:15>+0;
\l.neg temp32<0:15>+"ffff
) Next !sign extended
temp1+c; !save current carry in cc
           ccop-temp32; reg[set@r1]+temp32 Wext
ccfixed Next
c-temp1 Next !restore old carry
            END;
            !chvr
```

## BIT INSTRUCTIONS

```
TBT:=Begin
                                 !test bit
        rxformat Next
        mar-(ea + reg[seter1] TSR8 3)<19:8> ; nbytes+1 Next
         Ivalue in reg is a bit displacement into the array
        Istarting at address ea.
                                 !fetch byte from array
        memrd Next
         (DECODE reg[seter1] <29:31> => |qet indicated bit
                 temp1+mbr<24>;
         11
                 temp1-mbr<25>;
                 temp1-mbr<26>;
         12
         \3
                 temp1+mbr<27>;
        14
                 temp1+mbr<28>;
                 temp1+mbr<29>;
                 temp1+mbr<30>;
        /6
        17
                 temp1-mbr<31>
        ) Next lend beslect
        ccop-temp1 Next
                                 !set cc's q if bit is 1
        ccfixed
END:
         ! tbt
CBT:=Bogin
                                 !complement(flip) bit
        rxformat Next
        mar-(ea + reg[set@r1] TSR8 3)<19:8>;
        nbutes-1 Next
                                 !fetch byte within bit array
        Memrd Next
         (DECODE reg[set@r1]<29:31> =>
                                        !select bit within selected byte
        10
                 (temp1+mbr<24> Next
                         mbr<24>+ NOT temp1 );
        11
                 (temp1+mbr<25> Next
                         mbr<25>+ NOT temp1 );
        \2
                 (temp1+mbr<26> Next
                         mbr<26>+ NOT temp1 );
        13
                 (temp1+mbr<27> Next
                         mbr<27>+ NOT temp1 );
                 (temp1+mbr<28> Next
        14
                         mbr<28>+ NOT temp1 );
        15
                 (temp1+mbr<29> Next
                         mbr<29>+ NOT temp1 );
        16
                 (temp1+mbr<30> Next
                         mbr<30>+ NOT temp1 ):
        17
                 (temp1+mbr<31> Next
                         mbr<31>+ NOT temp1 )
        ) Next |end decode bit select
        memut Next
                                 !urite back byte with bit flipped
        ccop-temp1 Next
        ccfixed
                         !set cc's q if bit was 1
END;
         cbt
SBT:=Begin
                                 !set bit
        rxformat Next
        mar+(ea + reg[set@r1] 15R0 3)<19:0>;
        nbytes-1 Next
                                 !fetch byte within bit array
        Memrd Next
         (DECODE reg[set@r1]<29:31> =>
                                         !select bit within selected byte
         10
                 (temp1-mbr<24> Next
                        mbr<24>+ 1 );
        11
                 (temp1+mbr<25> Next
                         mbr<25>+ 1 );
        12
                 (temp1-mbr<26> Next
                         mbr<26>+ 1 );
         13
                 (temp1+mbr<27> Next
                         mbr<27>+ 1 );
         14
                 (temp1+mbr<28> Next
                         mbr<28>+ 1 );
                 (temp1-mbr<29> Next
         15
                         mbr<29>+ 1 );
         16
                 (temp1+mbr<30> Next
                         mbr<30>+ 1 );
        17
                 (temp1+mbr<31> Naxt
                                          R..62
```

```
mbr<31>+ 1 )
       ) Next !end decode bit select
       memut Next
                              !urite back byte with bit flipped
       ccop-temp1 Next
       ccfixed
                      !set cc's g if bit was 1
END;
        !sbt
RBT:=Begin
                              !reset(clear) bit
       rxformat Next
        mar-(ea + reg[seter1] TSR8 3)<19:8>;
       nbytes-1 Next
                             !fetch byte within bit array
       (temp1+mbr<24> Next
       18
                      mbr<24>+8);
       11
               (temp1-mbr<25> Next
                      mbr<25>+0 );
       12
               (temp1+mbr<26> Next
                      mbr<26>+0 );
               (temp1+mbr<27> Next
       13
                      mbr<27>+0);
       14
               (temp1-mbr<28> Next
                      mbr<28>+0 );
       15
               (temp1-mbr<29> Next
                      mbr<29>+8 );
        16
               (temp1+mbr<30> Next
                      mbr<30>+0 );
       17
               (temp1+mbr<31> Next
                      mbr<31>+0 )
       ) Next !end decode bit select
       memut Next
                             !urite back byte with bit flipped
       ccop-temp1 Next
                      !set cc's g if bit was 1
        ccfixed
END:
        !rb1
```

#### !ARITHMETIC INSTRUCTIONS

```
IANN
Ainst:=Begin
          rxformat Next
          mar-ea ; nbytes-4 Next
          memrd Next
                                     !fetch the operand (fullword)
         temp33 - reg[seter1] + mbr Next !33-bit result
ccop - temp33<1:32> Next !32-bit result
          ccfixed Next | set cond code
(if temp33<8> => c+1 ) Next | test carry
(if (mbr<8> EQL reg[set@r1]<8>) AND (temp33<8> NEQ temp33<1>)
                  =>
                             v-1
                        !test for overflow
          ) Next
          reg(seter1) + ccop !32-bit result
END : !Ainst
AR:=Begin
                                                        !add register
          rrformat Next
         temp33- reg(seter1) + reg(seter2) Next 133-bit result ccop-temp33<1:32> Next 132-bit result
                                                        132-bit result
          ccfixed Next
                                                        !set initial co
          (IF temp33<0> => c+1) Next !test for carry (IF (regiseter1)<0> EQL regiseter2)<0>) RND (temp33<0> NEQ temp33<1>)
                   => V+1
          ) Next
                                                        !test for overflow
          reg[set@r1]+ccop
                                                        !32-bit result
END:
Al:=Begin
                                                        !add immediate
          ri2format Next
          temp33- reg[set@r1] + riopnd Next
                                                        !33-bit result
          ccop-temp33<1:32> Next
                                                        !32-bit result
          ccfixed Next
                                                        !set initial cc
          (IF temp33<0> => c+1) Next
                                                        !test for carry
          (IF (reg(seter1)<8> EQL riopnd<8>) AND (temp33<8> NEQ temp33<1>)
                  => y+1
          ) Next
                                                        I test for overflow
                                                        !if the signs of the two operands are the same
                                                        land these differ from that of the result
                                                        ! then overflow occurred
          regiseter11+ccop
                                                        132-bit result
END:
AIS:=Begin
                                                                          ladd immed. short
          sfformat Next
          temp32+n Next
                                                        !expand to 32 bits (zero-fill)
          temp33- reg[seter1] + temp32 Next
                                                        133-bit result
          ccop+temp33<1:32> Next
                                                        132-bit result
          ccfixed Next
                                                        Iset initial co
          (IF temp33<8> => c+1) Next
                                                        !test for carry
          (IF (regiseter1)<8> EQL temp32<8>) AND (temp33<8> NEQ temp33<1>)
                   => v+1
          ) Next
                                                        !test for overflow
          reg[seter1]+ccop
                                                        132-bit result
END:
          Inis
AH: =Begin
                                                        !add halfword
          rxformat Next
          mar-ea; nbytes-2 Next
                                                        !prepare to fetch halfword data
          memrd Next
          (IF mbr<16> => mbr<8:15>+"ffff) Next
                                                        Isign extend halfword data
         temp33-reg[seter1] + mbr Next
ccop-temp33<1:32> Next
                                                        133-bit result
                                                        132-bit result
          ccfixed Next
                                                        !set initial cc
          (IF temp33<8> => c+1) Next
          (IF temp33<8> => c+1) Next !test for carry (IF (reg[seter1]<8> EQL mbr<8>) AMD (temp33<8> NEQ temp33<1>)
                   => v+1
          ) Next
                                                        I test for overflow
          reg(seter1) +ccop
                                                        132-bit result
END:
                                                 B-70
```

```
AHI:=Begin
                                                     !add halfword immediate
         rilformat Next
                                                     !riopnd already sign extended
         temp33 + reg(seter1) + riopnd Next
                                                     !33-bit result
         ccop + temp33<1:32> Next
                                                     132-bit result
         ccfixed Next
                                                     !set cond code
         (if temp33<0> => c+1 ) Next !test carry
(if (reg[set@r1]<0> EQL riopnd<0>) RND (temp33<0> NEQ temp33<1>)
                 =>
                           V+1
                                                     !test for overflow
         ) Next
         reg[seter1] + ccop
                                                    132-bit result
END ; !AHI
                                                     ladd to memory
AM:=Begin
         rxformat Next
mar-ea; nbytes-4 Next
memrd Next
temp33 + reg[seter1] + mbr Next !33-bit result
132-bit result
         rxformat Next
                                            !set cond code !test carry
         ccfixed Next
         (if temp33<0> => c+1 ) Next
         (if (mbr<8> EQL regiseter13<8>) AND (temp33<8> NEQ temp33<1>)
                =>
                           V+1
         ) Next
                          !test for overflow
         mbr-ccap Next
                                            !prepare to store result back in memory
         Hemut
                                            !write fullword result at address ea
End:
         1 am
AHM:=Begin
                                                    !add halfword memory
         rxformat Next
                                                    Iprepare to fetch halfword date
         mar-ea; nbytes+2 Next
         memrd Next
         (IF mbr<16> => mbr<8:15>+"ffff) Next
                                                    Isign extend halfword data
         temp17+ (reg[set@r1] + mbr)<16:8> Next !17-bit result ccop<8:15>+temp17<1:16> Next !16-bit result
                                                     !set initial co
         ccfixed Next
                                                     ! test for carry
         (IF temp17<8> => c+1) Next
         (IF (reg[seter1]<8> EQL mbr<16>) AND (temp17<8> NEQ temp17<1>)
                  => v+1
                                                     !test for overflow based on halfword result
         mbr-temp17<1:16> Next
                                                     !write halfword result back to memory at address ea
         Hemmt
END;
         lahm
S:=Begin
         rxformat Next
         maresa ; nbytese4 Next
                                                     !fetch the operand (fullword)
         temp33 + (reg[set@r1] + (NOT mbr) + 1)<32:8> Next
                                                                     133-bit result
                                                     132-bit result
         ccop + temp33<1:32> Next
                                                     |set cond code
|test borrow
         ccfixed Next
          (if temp33<0> => c+1 ) Next
          (if (mbr<8> NEQ regiset@ril<8>) AND (temp33<8> NEQ temp33<1>)
                 =>
                            v+1
                                                     ! test for overflow
         ) Next
         regiseteri) + ccop
                                                     132-bit result
END : 14
SR:=Begin
                                                     substract register
         rrformat Next
         temp33- (regiseter1) + (NOT regiseter2)) + 1)<32:8> Next
                                                                              133-bit result
         ccop-temp33<1:32> Next
                                                     132-bit result
         cofixed Next
                                                     iset initial cc
          (IF temp33<8> => c+1) Next
                                                     !test for borrow
          (IF (reg[seter1]<8> NEQ reg[seter2]<8>) AND (temp33<8> NEQ temp33<1>)
                  => V+1
         ) Next
                                                     !test for overflow
         regiseter11-ccop
                                                     132-bit result
END:
```

```
!subtract immediate
         ri2format Next
         temp33+ (reg[seter1] + (NOT riopnd) + 1)<32:0> Next
                                                                      133-bit result
         ccop+temp33<1:32> Next
                                                     132-bit result
         ccfixed Next
                                                     Iset initial co
         (IF temp33<0> => c+1) Next !test for borrow (IF (reg[seter1]<0> NEQ riopnd<0>) AND (temp33<0> NEQ temp33<1>)
                  => v+1
         ) Next
                                                     !if the signs of the two operands are the same
                                                     and these differ from that of the result
                                                     then overflow occurred
                                                     132-bit result
         reg[set@rl]+ccop
END:
SIS:=Begin
                                                                      !subtract immed. short
         sfformat Next
         temp32-n Naxt
                                                     !expand to 32 bits (zero-fill)
         temp33- (reg[set@r1] + (NOT temp32) + 1)<32:8> Next
                                                                      133-bit result
         ccop+temp33<1:32> Next
                                                     132-bit result
         ccfixed Next
                                                      set initial co
         (IF temp33<8> => c+1) Next !test for borrow (IF (reg[seter1]<8> NEQ temp32<8>) AND (temp33<8> NEQ temp33<1>)
                  => v+1
         ) Next
                                                     !test for overflow
                                                     132-bit result
         reg[set@r1]+ccop
END:
          Isis
SH:=Begin
                                                     !subtract halfword
         rxformat Next
         mar-ea; nbytes-2 Next
                                                     !prepare to fetch halfword data
          (IF mbr<16> => mbr<8:15>+"ffff) Next
                                                     Isign extend halfword data
          temp33. (reg[set@rl] + (NOT mbr) + 1)<32:8> Next
                                                                               133-bit result
         ccop-temp33<1:32> Next
                                                     132-bit result
         ccfixed Next
                                                     Iset initial co
          (IF temp33<0> => c+1) Next
                                                     ! test for borrow
         (IF (regiset@r1)<0> NEQ mbr<0>) AND (temp33<0> NEQ temp33<1>)
                  => v+1
         ) Next
                                                     !test for overflow
         reg[seter1]+ccop
                                                     132-bit result
END:
         Ish
SHI:=Begin
                                                     !subtract halfword immediate
         rilformat Next
                                                     !riopnd already sign extended
         temp33 + (reg[set@r1] + (NOT riopnd) + 1)<32:0> Next
                                                                      133-bit result
         ccop + temp33<1:32> Next
                                                     132-bit result
         ccfixed Next
         ccfixed Next | set cond code | (if temp33<0> => c+1 ) Next | test borrow | (if (reg[soter1]<0> NEQ riopnd<0>) AND (temp33<0> NEQ temp33<1>)
                            v-1
                  =>
         ) Next
                                                     !test for overflow
reg(seter1) + ccop
                                                     132-bit result
                                                     !multiply instruction
Minst:=Begin
         rxformat Next
          linstruction requires an even/odd register pair
         !rl must specify an EVEN register => rl and (rl +1) selected
(IF rl<3> => nop) Next !if rl not even =>err
                                                     !if r1 not even =>error---garbage results!!!
         mar-ea; nbytes-4 Next
                                                     !prepare to fetch data operand
         memrd Next
                                                     !fetch fullword data
         sign+8; temp32+reg(set@(r1 OR 1)) Next
                                                                     !need to determine sign of result
                                                     !both operands must be positive for a logical multiply
          (IF mbr<8> => mbr+(MINUS mbr)<31:0>; sign+(sign+1)<0>) Next
          (IF temp32<8> => temp32+(MINUS temp32)<31:8>; sign+(sign+1)<8>) Next
          temp64⊷ temp32 ⇒ mbr Next
                                                     !compute 64-bit product
         Iplace most significant part of result in even register of the pair !place least significant part of result in odd register
```

```
End:
          Minst
                                                      !multiply register instruction
MR:=Begin
         rrformat Next
          !instruction requires an even/odd register pair
          !rl must specify an EVEN register => rl and (rl +1) selected
(IF rl<3> => nop) Next !if rl not even =>eri
                                                      !if r1 not even =>error---garbage results!!!
         sign+8; temp32+reg[seter2];
                                                      !need to determine sign of result
         dat32-regiset@(r1 OR 1)) Next
                                                               !both operands must be positive for a logical multiply
          (IF dat32<0> => dat32+(MINUS dat32)<31:0>; sign+(sign+1)<0>) Next
          (IF temp32<0> => temp32+(MINUS temp32)<31:0>; sign+(sign+1)<0>) Next
          temp64+ temp32 * dat32 Next | compute 64-bit product
(IF sign => temp64+(MINUS temp64)<63:8>) Next | check sign of result
                                                      !place most significant part of result in even register of the
         reg[seter1]+temp64<0:31>;
         reg(set@(r1 OR 1)]+temp64<32:63>
                                                      pair !place least significant part of result in odd register
End;
MH: =Begin
                                                      Imultiply halfword instruction
         rxformat Next
         mar-ea; nbytes-2 Next
                                                      prepare to fetch halfword data operand
                                                      !fetch halfword data
         memrd Next
         sign-8; temp16-reg[seter1]<16:31> Next la logical multiply requires positive operands (IF temp16<8> => sign-(sign+1)<8>; temp16-(MINUS temp16)<15:8>) Next
          (IF mbr<16> => sign+(sign+1)<8>; mbr+(MINUS mbr<16:31>)<15:8>)Next
          temp32+ temp16 * mbr<16:31> Next
                                                      !compute 32-bit product
          (IF sign => temp32-(MINUS temp32)<31:8>) Next !check sign of result reg[set@rl]+temp32
         reg[seter1]+temp32
End:
MHR:=Begin
                                                      !multiply halfword register
         rrformat Next
         sign+0; temp16+reg[set@r1]<16:31>;
         dat16-reg[seter2]<16:31> Next | !ogical multiply requires positive operands
(IF dat16<0> => sign+(sign+1)<0>; dat16+(MINUS dat16)<15:0>)Next
          (IF temp16<0> => sign+(sign+1)<0>; temp16+(MINUS temp16)<15:0>) Next
          temp32-temp16 * dat16 Next
                                                      !compute 32-bit product
         (IF sign => temp32+(MINUS temp32)<31:0>) Next reg[set@r1]+temp32
                                                             (IF sign => temp32+(MINUS temp32)<31:8>) Next !check
                                                                 sign
End:
                                             !divide
Dinst:=Begin
         rxformat Next
                                                      !an even/odd register pair is required
                                                      error ri must be EVEN---garbage results
          (IF r1<3> => nop) Next
          fixed.float-8 Next
                                                      !fixed pt arithmetic operation
                                      !fixed.float is a parameter passed to the arithchk routine (if an arithmetic !fetch 32-bit divisor
         mar-ea; nbytos+4 Next
         Hemrd Next
          (IFF (mbr EQL 0) THEN arithchk;
                                                               !cannot divide by zero
                  ELSE Begin
          temp64-regiseter1) e regisete(r1 OR 1)) Next
                                                               !64-bit dividend: most significant bits in even req
         sign-8 Next
                                                      !initialize sign of quotient
                                                      determine sign of quotient and force operands to be positive
          (IF temp64<0> => sign+(sign+1)<0>;
                            temp64+ (MINUS temp64)<63:8>
                                                               !dividend must be positive for logical divide
          (IF mbr<0> => sign+(sign+1)<0>;
                           mbr+ (MINUS mbr)<31:0>
                                                                        !divisor must be positive
         Q64+ temp64/mbr Next
                                                                        !calculate logical quotient
         ovichk:=(IFF q64<8:32> THEN arithchk;
                                                                        !test for overflow
                                                               !quotient must be positive 32-bits
                           ELSE Bogin
                   temp32+ (temp64 + (NOT (q64<32:63> * mbr)) + 1)<31:8> Next
                                                                        !calculate remainder
                   (DECODE sign =>
                                                                        !convert quotient and remainder to the
                   \0.pos Begin
                                                  appropriate
                                                                        !result is positive
                           regiseter1]+temp32;
regisete(r1 OR 1))+q64<32:63>
```

!result is negative

\1.neg Begin

```
reg[seter1]+ (MINUS temp32)<31:8>;
                            regisete(r1 OR 1))+(MINUS q64<32:63>)<31:0>
                            end
                                      end DECODE
                                               lovil ELSE
                            End
         )
                   lend ovichk
                                      !ELSE
                   End
                   end IFF
         )
End;
                    dinst
DR:=Bagin
                                               !divide register
         rrformat Next
                                                        !an even/odd register pair is required
!error r1 must be EVEN---garbage results
!fixed pt arithmetic operation
          (IF r1<3> => nop) Next
          fixed. float-8 Next
          !fixed.float is a parameter passed to the arithchk routine (if an (IFF (regiseter2) EQL 8) THEN arithchk;arithmetic !cannot divide by zero
                  ELSE Begin
          temp64-reg[set@r1] e reg[set@(r1 OR 1)] Next
                                                                !64-bit dividend: most significant bits in even reg
          sign+8 Next
                                                        !initialize sign of quotient
                                                        idetermine sign of quotient and force operands to be positive
          (IF temp64<0> => sign+(sign+1)<0>;
                             temp64- (MINUS temp64)<63:8>
                                                                !dividend must be positive for logical divide
          ) Next
          div32-reg[set@r2] Next
(IF div32<0> => sign+(sign+1)<0>;
                                                        ! the 32-bit divisor
                           div32+ (MINUS div32)<31:8>
                                                                                   Idivisor must be positive
          Q64- temp64/div32 Next
                                                                          !calculate logical quotient
          ovfichk:=(IFF q64<8:32> THEN arithchk;
                                                                          !test for overflow
                                                                 !quotient must be positive 32-bits
                            ELSE Begin
                   temp32+ (temp64 + (NOT (q64<32:63> * div32)) + 1)<31:8> Next
                                                                          !calculate remainder
                    (DECODE sign =>
                                                                          convert quotient and remainder to the
                                                      appropriate
                                                                         !result is positive
                   \0.pos Begin
                            reg[set@r1]+temp32;
reg[set@(r1 OR 1))+q64<32:63>
                             end;
                                                                          !result is negative
                   \1.neg Begin
                            reg[set@r1]+ (MINUS temp32)<31:0>;
reg[set@(r1 OR 1))+(MINUS q64<32:63>)<31:0>
                             end
                                      lend DECODE
                                               lovfl ELSE
                             End
          )
                    lend ovfichk
                                      !ELSE
                   End
                    end IFF
          )
End:
                    !dr
```

IBRANCH INSTRUCTIONS

TEST IMMEDIATE RIZFORMAT CCOP-REGISETER1) AND RIOPHD NEXT CCFIXED

END:

IN ITEST HALFHORD INNED RITFORMAT NEXT THI: = BEGIN CCOP-HEGISET@RIJAND RIOPNO NEXT CCFIXED

END; !THI

IBRANCH ON FRESE COND BFC: =BEGIN RXFORMAT NEXT

(IF (CC AND R1) EQL 0 =>
LOC+EA AND "FFFFE

MUST BE ON HALFHORD BOUNDARY

END:

EGIN 'BRANCH ON FALSE REG RRFORMAT NEXT BFCR: BEGIN (IF (CC AND R1) EQL 8 #> LOC- (REG (SETOR2) AND "FFFFFFFE) <19:8> IHALFHORD BOUNDARY

END:

BFBS: -BEGIN IBRANCH FALSE BACKHARDS SHORT SFFORMAT NEXT (IF (CC AND R1) EQL 8 m> LOC-(LOC - ((Ne8)+2)) <19:0> IBRANCH N HALFHORDS BACKHARDS END; IBFBS

GIN IBRANCH FALSE FORMARD SHORT
SFFORMAT NEXT
(IF (CC AND R1) EOL 8 => INONE
LOC+(LOC+((Ne8) - 2))<19:8>
) IBRANCH N HALFHORDS FORMARDS BFFS: =BEGIN INONE OF THE CONDITIONS TRUE

END; IBFFS

IN IBRANCH ON TRUE COND)

RXFORMAT NEXT

(IF (CC AND R1) NEQ 0 =>
LOC+ER RNO "FFFFE IF ANY COND TRUE => BRANCH
) IEND IF IMUST BE ON HALFHORD BNDRY BTC:=BEGIN END:

GIN IBRANCH ON TRUE COND REG RRFORMAT NEXT (IF (CC AND R1) NEQ 8 => BTCR: =BEGIN

LOC - (REG (SETeR2) AND "FFFFFFFE) <19:0> INUST BE ON HALFHORD BHORY

END: BTCR

END;

BIFS

GIN IBRAHCH ON TRUE BACKHARD SHORT SFFORMAT NEXT (IF (CC AND R1) NEQ 8 => LOC~(LOC - ((Ne0)+2)) <19:0> ) IBRAHCH H HALFHORDS BACKHARDS BT95:-BECIN BTBS END:

GIN PERANCH TRUE FURHARD SHORT SETTING BTFS: BEGIN SFFORMAT NEXT
(IF (CC AND A1) NEQ 8 =>
LOC=(LOC+((Me8) - 2))<19:0>
) IBRANCH N HALFHORDS FORMARDS

Mil: - Begin Ibranch and link rxformat Next regiseter1] + Inc Next !save address of next instruction

ioc - ea RNU "ffffe !address must be on haifword bndry ENO; !BAL

BRLR:=Begin !branch and link register
reformat Next
reg[seter1] + loc Next !save current loc (next instr addr)
loc + (reg[seter2] AND "fifffffe )<19:8> !branch
!address must be on halfword bndry

END; !BALR

BXLE:=Begin !branch on index low or equal rxformat Next reg[set@rl]+ (reg[set@rl] + reg[set@((rl+1)<3:0>)])<31:8> Next (if reg[set@rl] leq reg[set@((rl+2)<3:0>)] => loc+ea RND "ffffe ) !warning: branch addr must be on ! halfword bndry

end; !BXLE

BXH:=Begin | branch on index high rxformat Next reg[seterl] + reg[sete((r1+1)<3:0>)])<31:0> Next (if reg[seterl] gtr reg[sete((r1+2)<3:0>)] => loc+ea AND "fifte) | lwarning: branch addr must be on halfword bndry end;

#### CIRCULAR LIST INSTRUCTIONS

```
ATL:=Begin
                                           !add to top of list
         rxformat Next
                                            get address of list headr
        mar-ea; nbytes-4 Next
Memrd Next
                                            prepare to fetch list headr
                                            !read first word of list headr
        max16-mbr<8:15> Next
                                            !first halfword contains the max. no. of slots in list
         (IFF (max16 LEQ mbr<16:31>) THEN cc+6; | list full => overflow
                                           2nd halfword contains the no. of slots used
                 ELSE Begin
         mar+ (ea + 2)<19:0>; mbr+ mbr<16:31> + 1 ; nbytes+2 Next
                                           !increment the no. of slots used
                                            and update list headr
         memut Next
        mar+ (ea + 4)<19:8> Next
                                           !prepare to read another halfword of the list headr
                                           iget slot no. of current list top
         memrd Next
         (IFF (mbr EQL 9) THEN mbr-max16;
                                                   lmax. no. of slots in list
                                           !list "wrap-around"
                 ELSE mbr-mbr - 1 ) Next
                                           Imbr now contains slot no. of current list top
                                            !update ptr to current top of list in headr
        Memut Next
         mar+(ea + 8 + (mbr 15L8 2))<19:8> Next
                                           !mar contains the address of the current top of the list
         mbre regiseteri) Next
                                           ! the data to be added to list
         Memut Next
                                           ladd element to list
         0+22
                                           !list updated successfully
                 End
                  end IFF
END;
         !atl
ABL:=Begin
                                           !add to bottom of list
         rxformat Next
                                           get address of list headr
        mar-ea; nbytas-4 Next
Memrd Next
                                           prepare to fetch list headr
                                           !read first word of list headr
         max16-mbr<8:15> Next
                                           !first halfword contains the max. no. of slots in list
        (IFF (max16 LEQ mbr<16:31>) THEN cc-4; | list full => overflow
                                           !2nd halfword contains the no. of slots used
                 ELSE Begin
        mar+ (ea + 2)<19:0>; mbr+ mbr<16:31> + 1 ; nbytes+2 Next
!increment the no. of slots used
                                           land update list headr
         memut Next
         mar+ (ea + 6)<19:8> Next
                                                   !prepare to read another halfword of the list headr
         memrd Next
                                           !get slot no. of next list bottom
         temp16-mbr<16:31> Next
                                                   !save slot no. of next list bottom
         mar+(ea + 8 + (mbr 15L8 2))<19:8> Next
                                           !mar contains the address of the next bottom of the list
         mbr-reg[seter1]; nbytes-4 Next
                                           ! the data to be added to list
         Memut Next
                                           !add element to list
         temp16+ (temp16 + 1)<15:8> Next !update slot no. of next bottom of list
         (IF temp16 GTR max16 => temp16+8) Next
                                           !test for list "wrap-around"
        mbr-temp16;
mar-(ea + 6)<19:0>; nbytes+2 Next
memut Next
                                                   !prepare to update list headr
                                           !update slot no. of next list bottom
         CC+8
                                           !list updated successfully
                 End
                          leise
                  end IFF
END:
         !ab!
RTL:=Begin
                                                            !remove from top of list
         rxformat Next
         mar-ea; nbytes-4 Next
                                                            !prepare to read list headr
         Hemrd Next
                                                            !read ist word of list headr
         max16+mbr<8:15> Next
                                                            !1st halfword is the max. no. of slots in the list
         (IFF (mbr<16:31> EQL 8) THEN cc+4;
                                                            !test for underflow (ie. list empty)
                 ELSE Begin
        mbr-mbr<16:31> - 1; nbytes+2;
mar-(ea + 2)<19:8> Next
                                                            Idecrement no. of slots used
         Memut Next
                                                            lupdate part of list headr
         (IFF mbr THEN cc+2; ELSE cc+8) Next mar+(ea + 4)<19:8> Next
                                                            !will list be empty set co
```

memrd Next temp16-mbr<16:31> Next mar-(ea + 8 + (("0etemp16) TSL0 2))<19:0>; nbytes-4 Next memrd Next reg[set@rl]+inbr Naxt temp16+(temp16 + 1)<15:0> Next (IF temp16 GTR max16 => temp16+8) Next mbr-temp16; nbytes-2; mar- (ea + 4)<19:8> Next Memut End

IELSE

lend IFF

!fetch slot no. of current top of list !current top of list slot no. Icalculate address of slot at top of list

!remove data from slot

!increment slot no. of current top of list !test for list "wrap-eround"

!update current top of list in list headr

irti End:

RBL:=Begin

rxformat Next mar-ea; nbytes-4 Next Memrd Next max16+mbr<8:15> Next (IFF (mbr<16:31> EQL 8) THEN cc+4; ELSE Begin mbr+mbr<16:31> - 1; mar-(ea + 2)<19:8>; nbytes-2 Next Memut Next (IFF mbr NEQ 8 THEN cc+2; ELSE cc+8) Next mar-(8a+6)<19:8> Next

Memrd Next (IFF mbr NEQ 8 THEN mbr+ mbr<16:31> - 1; | update next bottom of fist ELSE mbr+max16 | check for fist "wrap-eround" ELSE mbr-max16

) Next Momet Next mar+(ea+8+ (mbr 15L8 2))<19:8>; nbytes+4 Next memrd Next reg(seter1) +mbr End | ELSE

Iremove from bottom of list

!prepare to read list headr !read 1st word of list headr list helfword of headr contains the mex no. of slots in the list !test for underflow (ie. list empty)

!decrement the no. of slots used

t liset or according to new list status (empty vs. non-empty lifetch slot no. of next bottom of list

update list headr next bottom Icalculate the address of the alt. at the bottom of the list

!remove elt from bottom of list !store list elt in reg

End: !rb1

#### PRIVILEDGED INSTRUCTIONS

SVC:=BEGIN | SUPERVISOR Call

RXFORHAT NEXT!

OLDPSH- PSH NEXT | ISAVE CURRENT PSH

MAR-"98 NEXT | IADDR OF NEH STATUS

PSH<0:31>+MHENIUHHAR] NEXT | NEW STATUS

MAR- (('8eR1) 1SL0 1) + "9C NEXT | IADDR OF NEH LOC

LOC+HHENIHHAR] NEXT | NEW LOC

REG (SET@"D] +ER ; | PASS PARAMETER

REG (SET@"D] +CR : | PASS OLD PSH

REG (SET@"F] +OLDPSH<0:31> ; | PASS OLD PSH

REG (SET@"F] +OLDPSH<32:63>

END ; | SVC

LPSHR:=BEGIN !!oad program status word reg
(IFF P THEN ILLINST; ! PROTECT MODE
ELSE BEGIN !XQT

PSW ~ REG(SET@R2) @REG(SET@((R2+1)<3:0>)] NEXT
QSCHK !CHK QSERVICE
END !ELSE
) ! IFF END

END : ! LPSHR

## !UNIMPLEMENTED INSTRUCTIONS

DHR:=Begin

rrformat

End; idhr

LER:=Begin

rrformat !ler End;

CER:=Begin

rrformat

End; !cer

AER:=Begin

rrformat !aer

End;

SER:=Begin

rrformat

End;

MER:=Begin

rrformat

End; mer

DER:=Begin rrformat

End; der

FXR:=Begin

rrformat

End; !fxr

FLR:=Begin rrformat !flr

End;

EXHR:=Begin

rrformat

End; lexhr

DH:=Bagin

rxformat

End; !dh

STE:=Begin

rxformat

End; !ste

LE:=Begin

rxformat

! le

CE:=Begin

rxformat

End; !ce

AE:=Begin

rxformat End; !ae

SE:=Begin

rxformat !se

End;

ME:=Begin

rxformat

End; !me

DE:=Begin

rxformat

End; !de

STME:=Begin rxformat End; !stme

LME:=Begin

End; !Ime

CRC12:=Begin rxformat End; !crc12

CRC16:=begin rxformat End; !crc16

HBR:=Begin rrformat End; !wbr

RBR:=Begin rrformat End; !rbr

WHR:=Begin rrformat End; !whr

RHR:=Begin rrformat End; !rhr

HDR:=Begin rrformat End; !udr

ROR:=Bagin rrformat End; !rdr

SSR:=Begin rrformat End; !ssr

OCR:=Begin rrformat End; !ocr

AL:=Begin rxformat End; !al

HB:=Begin rxformat End; !wb

RB:=Begin rxformat End; !rb

WH:=Begin rxformat End; !wh

RH:=Bagin rxformat End; !rh

WD:=Begin rxformat End; !ud

RD:=Begin

rxformat !rd

End;

SS:=Begin

rxformat

End; Iss

OC:=Begin

rxformat

End; loc

SINT:=Begin

rilformat !sint

End;

SCP:=Begin

rxformat !scp End;

LDR:=Begin

rrformat !Idr

End;

CDR:=Begin

rrformat

End; !cdr

ADR: Begin

rrformat !adr

End;

SDR:=begin

rrformat !sdr

MDR:=Begin

rrformat !mdr

End;

DDR:=begin

rrformat !ddr

FXOR:=Begin

rrformat !fxdr

End;

FLDR:=Begin

rrformat !fldr

End;

LRA:=Begin

rxformat

End;

STD:=begin

rxformat

End;

LD:=Begin

rxformat

End;

cd:=Begin

rxformat

end;

ad:=begin

rxformat

sd:=begin

rxformat

end;

md: =begin

rxformat

end;

dd:=begin rxformat

end;

stmd:=begin rxformat

end;

Imd:=begin

rxformat

end;

## !EMULATION ROUTINES

```
IFETCH :=BEGIN !READ 1ST HALFHORD OF INSTRUCTION
           MAR- LOC;
           MARK LUC;
NBYTES + 2; INO. OF BYTES TO BE READ
INSTR + 1 NEXT ITHIS MEMORY ACCESS IS DURING IFETCH
MEMAD MEXT IREAD MBYTES FROM MEMORY
IR<0:15> + MBR<16:31> NEXT ILOAD INSTRUCTION REGISTER
CCOP+0 INITIALIZE THE COND. CODE PARAMETER
END; I IFETCH
IXQT := BEGIN
                                  IDECODE OPCODE AND HANDLE INSTRUCTION
           (DECODE OP =>
           ILLINST;
188
181
           BALR;
           BTCR;
183
           BFCR;
184
           NR;
185
           CLŔ;
           ORinst;
186
187
           XR;
           LR;
           CR;
189
\BA
           AR;
\0B
           SR;
100
           MHR;
180
           DHR;
VOE.
           ILLINST;
           ILLINST;
\8F
           SRLS;
SLLS;
CHVR;
110
111
112
            ILLINST;
13
114
           ILLINST;
115
           ILLINST;
116
           ILLINST:
\17
\18
           ILLINST;
           LPSHR;
\19
\18
\18
           ILLINST;
            ILLINST:
            ILLINST;
/1C
           MR;
           DR;
ILLINST;
110
11E
           ILLINST;
128
           BTBS;
121
            BTFS;
            BFBS;
123
           BFFS;
           LIS;
125
           LCS;
\26
\27
\28
\29
\29
            AIS;
           SIS;
            ler;
           cer;
            aer;
\2B
\2C
\2D
           ser;
            mer;
           der;
\2E
\2F
            fxr;
            fir;
           ILLINST;
130
\31
            ILLINST;
                                                                B-84
132
            ILLINST:
\33
            ILLINST;
            EXHR;
134
```

```
ILLINST;
ILLINST;
ILLINST;
\36
\37
138
               ldr;
\39
               cdr;
               adr;
\3a
              sdr;
136
              mdr;
\3c
              ddr;
\3d
\3e
\3f
               fxdr;
               fldr;
              STH;
148
              BAL;
\41
\42
\43
\44
\45
\46
\47
\48
\48
\48
\4B
              BTC;
               BFC;
              NH;
CLH;
               OH;
              XH;
               LH;
              CH;
AH;
              SH;
MH;
\4D
\4E
\4F
              DH;
ILLINST;
ILLINST;
              ST;
AM;
ILLINST;
ILLINST;
158
\51
\52
\53
\54
\55
\56
\57
\58
              Ninst;
              CL;
              O;
X;
Linst;
\59
\5A
\5B
\5C
\5D
              Cinst;
Ainst;
              S;
Minst;
              Dinst;
\5E
\5F
              crc12;
              crc16;
              ste;
168
\61
\62
\63
              ahm;
ILLINST;
              Ira;
ATL;
164
              ABL;
RTL;
165
166
              RBL;
167
168
               le;
169
              ce;
\6A
              20;
\6B
              50;
\6C
              me;
              de;
ILLINST;
ILLINST;
\60
\6E
\6F
\76
\71
\72
\73
\74
\75
\76
              std;
              stme;
              Ime;
LHL;
TBT;
SBT;
RBT;
```

```
CBT;
         ld;
178
179
          cd;
\7a
\7b
          ad;
          sd;
\7c
          md;
\7d
          dd;
\7e
\7f
          stmd;
          imd;
         ILLINST;
ILLINST;
188
\81
\82
          ILLINST;
/83
          ILLINST;
184
          ILLINST;
          ILLINST;
\85
         ILLINST;
ILLINST;
\86
187
\88
          ILLINST;
\89
          ILLINST;
          ILLINST;
\8A
          ILLINST;
\8B
          ILLINST;
180
          ILLINST;
ILLINST;
180
\8E
\8F
          ILLINST,
198
          SRHLS;
191
          SLHLS;
192
          STBR;
         LBR;
EXBR;
193
194
          EPSR;
196
          whr;
197
          rbr;
198
          whr;
          rhr;
199
          Hdr;
\9A
         rdr;
ILLINST;
19B
190
\9D
          ssr;
\9E
          ocr;
ILLINST;
\9F
          ILLINST;
\AB
          ILL INST;
\A1
          ILLINST;
\A2
\A3
         ILLINST;
ILLINST;
ILLINST;
\A4
\A5
186
          ILLINST;
\A7
          ILLINST;
\A8
          ILLINST;
          ILLINST;
\A9
          ILLINST;
\AA
         ILLINST;
ILLINST;
\AB
\AC
\AD
          ILLINST;
\AE
          ILLINST;
\AF
          ILLINST;
         ILLINST;
188
          ILLINST;
\B1
\B2
          ILLINST;
          ILLINST;
\B3
          ILLINST;
\B4
          ILLINST;
185
         ILLINST;
ILLINST;
ILLINST;
\B6
\B7
```

188

```
\B9
         ILLINST;
\BA
         ILLINST;
\BB
         ILLINST;
\BC
         ILLINST;
         ILLINST;
ILLINST;
/BD
\BE
\BF
         ILL INST;
\C8
         BXH;
         BXLÉ;
\C1
         LPSH;
\C2
\C3
\C4
\C5
\C6
         THI;
         NHI;
         CLHI;
         OHI;
\C7
         XHI;
\C8
         LHI;
         CHI;
         AHI;
\CA
         SHI;
/CB
        SLHL;
SRHR;
SLHR;
STM;
LH;
STM;
LH;
STB;
         SRHL;
VCC
\CD
\CE
\CF
108
101
         STB;
102
         LB;
CLB;
103
104
105
         al;
106
         нb;
107
         rb;
108
         wh;
         rh;
109
\DA
         Hd;
\DB
         rd;
\DC
\DD
         ILLINST;
         55;
         oc;
ILLINST;
/DE
\DF
         TS;
SVC;
\E8
\E1
         sint;
         scp;
ILLINST;
\E3
\E4
\E5
         ILLINST;
\E6
         LA;
\E7
         TLATE;
         ILLINST;
\E8
\E9
         ILL INST;
         RRL;
         RLL;
\EB
\EC
         SRL;
\ED
         SLL;
VEE.
         SRA;
         SLA;
\EF
         ILLINST;
ILLINST;
\FB
\F1
\F2
         ILLINST;
\F3
\F4
         TI;
         CLI;
\F5
         01;
\F6
         XI;
\F7
\F8
\F9
\FA
         LI;
         CI;
```

AI;

```
INTERDATA 8/32 ISP DESCRIPTION
\FB
\FC
            SI;
ILLINST;
\FD
             ILLINST;
\FE
             ILLINST;
\FF
             ILLINST
                         lend opcode decode
END;
          ! IXQT
INTCHK: =BEGIN
                                      INTERRUPT CHECKING AND HANDLING
                                                                          lare there any pending I/o interrupts
!what is the processor's interrupt status
!all interrupts are disabled
             (IF intvec =>
             (DECODE ii =>
             \88 bailout emulate;
             \81 Begin
                         (IFF set GEQ 3 THEN lon-2;
                         ELSE |OH-(set - 1)<2:8>
                         ) Next
                         (IF set EQL 8 => low-8)
                                                                          Hevels higher than the current reg. set are enabled
                 End;
            \10 | lon+3;
\11 | lon+set
                                                                          !all levels enabled
                                                                          Hevels equal to or higher than the current reg. set are enabled
             ) Next |end DECODE
            intlev+8; temp4+1 Next !lets check rul m ... !ls intlev min s.

getilev:=(IF (intlev LEQ low) RND (temp4 NEQ 8) => !ls intlev min s.

(IFF (temp4 RND intvec) THEN (intvec+intvec XOR temp4 Next loint);
!ls there an interrupt pending of level intvec?
!if so, clear the interrupt and process it
                                                                          !low (4-bit temp) is the lowest interrupt level enalbed !lets check for a level 8 interrupt
                                                                                                                         !is intlev an enabled interrupt !
                                     ELSE Begin
temp4+(temp4 fSL0 1)<3:0>;
intlev+(intlev + 1)<1:0> Mext
                                      getilev
End !ELSE
!end IFF
```

ERALCED

! intchk

End

lend getilev

pdp11 :=

!Please report errors to Dan Siewiorek, CMU, (412)-621-2600 x177

!The PDP-11 ISP has several features to aid in reading and data !gathering. These include:

- 11.) A word memory defined on top of a byte memory. Thus byte laccesses can be separetly counted from word accesses.
- 12.) All memory accessing is done through two routines, READ and WRITE ton page 6-1. Memory management protection is enforced by these troutines.
- !3.) All effective address calculation is done by two reutines called !SOURCE (for the source operand) and DEST (for the destination !operand). The routines are described on page 7-1.
- !4.) All parameters are passed to procedures in the register called  $!\mathsf{TEMP}$ .
- 15.) Instruction mnemonics are used as labels for the ISP sequence that simulates the instruction's effects. This provides easy reader treference as well as a counter for statistics gathering. Further, teach mnemonic is followed by its value in the current decode to the teach teach
- 16.) Several types of labels were added both for statistics gathering land for control over the counters. For example, it was decided that lecondition code setting was a combinatorial action and that a register ltransfer should not be charged. Thus labels were added to condition leads setting routines so that they could be epqued. The PDP-11 larchitecture represented a good example why a simulator can do things lin data collection that hand analysis would find difficult if not limpossible to do. The R count of PDP-11 instructions was a function lof the addressing mode used. Thus variables were added that counted the number of times source or destination addressing mode zero (register) was used with each instruction. Below is a key to the Isignivicance of the labels. <instruction> stands for the instruction limnemonic.

! \\_\Labe | \_\\\\_Meaning\_\

!<instruction>\ISP to simulate instruction, used to count the number ! of times instruction was executed.

!I<instruction>\Muitiple instructions defined by this procedure, such !as MOV (move) and MOVB (move byte). Individual instruction labels !internal to procedure.

!C<instruction>\Condition code setting portion of instruction

!cc<instruction>\Carry condition code

!cn<instruction>\Negative condition code

!cz<instruction>\Zero condition code

!cv<instruction>\oVerflow condition code

!d<instruction>\destination address mode = 8 (Register)

```
(skinstruction>\source address mode = 8 (Register)
!Following is a page by page description of the ISP:
!Page 2-1. The primary memory and mappings (note word/byte memory and
!I/O page), central processor registers, and the floating point
!processor status register.
!Page 3-1. The PDP-11/40 memory management registers and error
Iregisters that allow an instruction retry.
!Page 4-1. Temporary registers not seen by programmer. These
!registers are necessary to completely define the algorithms performed
by the hardware (such as address calculation) but these registers are
Inot part of the architecture.
!Page 5-1. Instruction decoding formats.
!Page 6-1. Start of the procedures. Hemory accessing procedures.
!Page 7-1. Effective address calculating procedures.
!Page 8-1. Condition code setting procedures.
!Pages 9 through 15. These are the actual instruction definitions.
!Similar instructions are grouped together into classes that follow
! the several levels of decoding that the hardware must go through.
!Since procedures must be defined before use, the decoding sequence is
! in reverse order from that encountered in the ISP. As a guide to the
!reader, the following is a summary of the decoding order. Items in
!<> represent instructions, all others are just procedure names for
! further decoding.
!.nofill;
lexec (main decode call execute)
        reserop (reserved op code class)
        <double operand instructions>
        extop (extended instruction set)
!reserop
        branop (branch instructions)
        classop (secondary decode into classes)
!extop
        intext (integer extended instructions)
        fpext (floating point instructions)
branop
        regop (register operations)
        <br />
<br />
branch instructions>
regop
        cpucen (cpu control instructions)
       procon (program control instructions)
        subest (subroutine/emulator traps)
```

shiftop (shift Instructions)

singlep (single operand instructions)

# ! !fpext ! fppcon (floating point processor mode control) ! fsingl (floating point unlary instructions) ! <floating point double operand instructions> ! !fppcon ! fsrcon (floating status register setting instructions) ! <floating point processor mode control>

!Page 16-1. The instruction interpretation cycle.

It should be pointed out that in the floating point processor the sprecision mode bit (single or double) determines whether the sprecision is performed with 32 or 64 bits. Thus even though the ISP streads as if there are two floating point instruction sets, the same bit pattern is interpreted as both a single precision and a double sprecision instruction as a function of the precision mode bit.

```
PDP-11 ISP DESCRIPTION 2-1
MACRO BEGIN
                := ($
                := ) $
MACRO END
imp state
1-----
mb [#167777:0] <7:0>;
                       ! the addressing space (28K)
mbio[#777777:#7788801<7:8>; !the I/o page (4K)
                                       := mb (#167777:0) <7:0>;
        mu (#73777: 8] <15:8>
        mb [#167777:0] <7:0>
                                       := m[#167777:0] <7:0>;
        muio [#377777: #374000] <15:0>
                                       := mbio(#777777:#7700001 <7:0>;
        mb io [#777777: #7788881 <7:8>
                                       := mio[#777777:#7788881 <7:8>;
mar/memory.addr.reg<17:8>;
        wmar\word.mar<17:1>
                                       := mar<17:1>:
mbr/memory.buff.reg<15:8>;
        bmbr\byte.mbr<7:8>
                                       := mbr<7:8>;
shsign\ash.instruction.offset.sign<>
                                       := mbr<5>;
shval\ash.instruction.offset.value<4:8> := mbr<4:8>;
!pc state
r\register[7:0]<15:0>
                               := mwio[#374007:#374000] <15:0>;
        sp<15:0>
                               := r[6] <15:8>; ! stack pointer
        pc<15:0>
                               := r[7]<15:8>; ! program counter
ps<15:0>;
                       ! program status word
        cm\current.mode<1:8> := ps<15:14>; ! current address space (kernel/user)
        p\priority<2:0>
                              := ps<7:5>;
                                               ! current process priority
        t\trace<>
                               := ps<4>;
        cc\condition.codes<3:8> := ps<3:8>;
                n\negative<>
                                       := cc<3>;
                z\zero<>
                                       1= cc<2>;
                v\overflou<>
                                      := cc<1>;
                c\carry<>
                                      1= cc<8>;
alactivity(8:1);
        macro run
                       := (a eq! 8)$
                       := (a eq! 1)$
        macro wait
        macro halt
                       1= (a eq! 2)$
!floating point processor state
fppsr\fpp.status.register<15:0>;
        fer<> := fppsr<15>;
                                        !floating point error flag
                                        !floating interrupt disable
        fid<> := fppsr<14>;
        fiuv<> := fppsr<11>;
                                        !floating interrupt on
                                        !undefined variables enable flag
        flu<> := fppsr<10>;
                                        !floating interrupt on underflow
                                        !enable flag
        fiv<> := tppsr<9>;
                                        !floating interrupt on overflow
                                        lenable flag
```

#### PDP-11 ISP DESCRIPTION 2-2

fic<>	:= fppsr<8>;	!floating interrupt on integer !conversion error enable flag
fd<>	:= fppsr<7>;	!floating pracision, one implies !double pracision, zero single
flo	:= fppsr<6>;	!interger precision for interger !to floating conversions. One !implies double precision, zero !single.
fto	:= fppsr<5>;	!truncation or round result. !One implies truncation, zero !rounding.
fmm<>	:= fppsr<4>;	!maintenance mode
fn<>	:= fppsr<3>;	!floating negative condition code
fz<>	:= fppsr<2>;	!floating zero condition code
fv<>	:= fppsr<1>;	!floating overflow condition code
fc<>	:= fppsr<0>;	!floating carry condition code

polici variorganization and America polici model at court addressed at court selections at court

#### !memory management

```
par\page.address.register[15:8]<15:8>
                                           := mio(#377737:#3777201<15:0>;
                                           1= mio(#377717:#3777881<15:8>1
pdr\page.description.register(15:8)<15:8>
macro paf\page.address.field
                                                    revenue. ast. asta. cuanz, glyda
macro acf\access.control.field := 2:15
macro ed\expansion.direction := 3$
macro wbit\written.bit
                            := 6$
macro pit\page.length.field := 14:88
sr8\status.register.8<15:8> := mic(#377675)<15:8>;
       anr\abort.nonrasident.flag<> := sr8<15>;
       aple\abort.page.length.flag<> := sr8<14>;
       arolabort.read.only.flag<>
                                   := sr8<13>;
                                   := er8<6:5>;
       am\abort.mode<1:8>
       apn\abort.page.number<2:8> := sr6<3:1>;
       emm\enable.memory.management<> := sr8<8>;
sr2\status.register.2<15:0> := mio(#377677)<15:0>;
```

1 - NOTT-180135 921 31-909

מיני מוני מוני למוני ליותר מיניים מיניים

#### PDP-11 ISP DESCRIPTION 4-1

# !error flags and temporary registers

boundary.error<>;
stack.overflow<>;
illegal.instruction<>;
byop\byte.read.flag<>;
sbyop\bave.area.for.byop<>;
src<17:0>;
dst<17:0>;
temp<17:0>;
temp<17:0>;
temp1<3:0>;
macro dcond := IF dmedd EQL #00
macro scond := IF smesd EQL #00
temp2<32:0>;

ed Cough and register (15.01 x15.65 es particular (15.01 x15.65 es

ondising the control of the control

edicate (MOTOR Market ) Auffred to the part of the first

A contract to a

#### PDP-11 ISP DESCRIPTION 5-1

```
linstruction format
|-----
ilinstruction<15:8>:
                                    := 1<14:12>;
       bop\binary.operation<2:8>
ir\instruction.register<15:0>:=i<15:0>;
! source addressing information
      s\source.field<5:8>
                                   1= i<11:6>;
              sm\source.mode<1:8>
                                          := $<5:4>;
                                         1= 8<3>;
              sd\source.deferred<>
                                     1= 8<2:8>1
              sr\source.register<2:8>
                      := (sr<2:1> eq! #3)$
       macro sr67
! destination addressing information
                                   := i<5:0>;
       d\destination.field<5:8>
                                        1= d<5:4>;
               dm\destination.mode<1:8>
                                           := d<3>;
               dd\destination.deferred<>
                                         := d<2:0>;
               dr\destination.register<2:8>
       macro dr67
                      := (dr<2:1> eq1 #3)$
                                    := i<8:6>;
       uop\unary.operation<2:0>
       offset<7:8>
                                    1= ir<7:0>;
       rop\register.operation<1:8> := i<7:6>;
       jetop\jsr.emulator.trap.op<> :=i<15>;
       etop\emulator.trap.op<>
                                    := i<8>;
       concop\condition.code.op<10:0> := i<15:5>;
       cpuop\cpu.control.op<2:8> := i<2:8>;
       contop\cpu.control.class.op<2:8>:= i<5:3>;
       brop\branch.op.code<2:8> := i<18:8>;
       intop\extended.integer.op<2:0> := i<11:9>;
       typeop\class.op.code.bits<1:8> := i<10:9>;
       resop\reserve.op<> := i<11>;
       ccop\condition.code.second.op<> := i<4>;
! floating point instruction decoding
       fbop\floating.binary.operation<3:8>:= i<11:8>;
       fuop\floating.unary.operation<1:8> := i<7:6>;
       fmsop\floating.mode.setting.op<1:8>:= i<1:8>;
       fdsop\floating.double.single.mode.setting.op<>
                                       1= 1<4>;
```

I end of register declarations

```
!functional declarations
abort :=
        am + cm; apn + mar<15:13> NEXT
        pc - #258
        END:
read :=
        BEGIN
         (IF emm =>
                 (DECODE cm => temp1 + mar<15:13>; abort; abort; temp1 + (mar<15:13>+8)<3:8>) WEXT
                 mar + ((par[temp1]<paf> + mar<12:6>)<11:8>) @ mar<5:8> NEXT
                 (IF not pdr[temp1] <acf> => abort; anr + 1) NEXT
                 (IF (mar<12:6> gtr pdr[temp1]<pif>) and MOT pdr[temp1]<ed> => abort; aple + 1) MEKT
                 (IF (mar<12:6> iss pdr[temp1]<pif>) and pdr[temp1]<ed> => abort; apie + 1)
                 ) NEXT
         (IF mar<15:13> EQL #7 => mar<17:16>+#3) NEXT ! map into io page
         (DECODE mar<17:13> eq1 #37 =>
                 (DECODE byop => mbr + mw[umar]; mbr + mb[mar]);
                 (DECODE byop => mbr + muio(umar); mbr + mbio(mar))
         \yes
        END:
write :=
         BEGIN
         (IF emm =>
                 (DECODE cm => temp1 + mar<15:13>; abort; abort; temp1 + (mar<15:13>+8)<3:0>) NEXT
                 mar + ((par[temp1]<paf> + mar<12:6>)<11:8>) @ mar<5:8> NEXT
                 (IF pdr[temp1] <acf> eq! 0 => abort; anr + 1) NEXT
                 (IF pdr[temp1]<act> eq! 1 => abort; aro + 1) NEXT
                 (IF (mar<12:6> gtr pdr[temp1]<plf>) and NOT pdr[temp1]<ed> => abert; aple + 1) NEXT
                 (IF (mar<12:6> iss pdr(temp1)<pif>) and pdr(temp1)<ed> => abort; apie + 1) NEXT
                 pdr[temp1]<wbit> + 1
                 ) NEXT
         (IF MAR<15:13> EQL #7 => mar<17:16>+#3) NEXT
         (DECODE mar<17:13> eq! #37 =>
                 (DECODE byop => mulumar) + mbr; mb[mar] + bmbr);
                 (DECODE byop => muio(umar) + mbr; mbio(mar) + bmbr)
         \yes
         END:
bus.reset := (pc + pc);
nop := (temp + temp);
```

loperand determination

BEGIN

```
Isource loads the value of the source operand into register src.
idest loads the address of the destination operand into register dat
land fetches the operand to the mbr.
source :=
       BEGIN
        (DECODE sm =>
       ASREG\0:=(src + r(sr) NEXT
               (DECODE sd =>
               18
                      SREG: =nop:
                       SREGD: =nop)
               11
               );
       ASINC\1:=BEGIN
               (DECODE ad =>
                       (OECODE byop =>
               18
                       \8 SINC:=nop;
                              SINCB: mop
                       11
                       );
                      SINCD: =nop
               11
               ) NEXT
               mar + r[sr] NEXT
               (DECODE ar67 or ad \Rightarrow r[ar] + (r[ar]+(2-byep))<15:0>; r[ar] + (r[ar]+2)<15:0>) MEKT
               read NEXT
               src + mbr
               END;
       ASDEC\2:=BEGIN
               (DECODE sd =>
                       (DECODE byop #>
                       \8 SDEC:=nop;
                       \1
                              SDECB: =nop
                       );
                       SDECD:=nop
               11
               ) NEXT
               (DECODE sr87 or sd => r(sr) + (r(sr) - (2-bupp))<15:0>; r(sr) + (r(sr) -2)<15:0>) WEXT
               mar + r[sr] NEXT
               read NEXT
               src + mbr
               END;
       ASINO\3:=BEGIN
               (OECODE sd =>
               18
                   SIND: =nop;
               11
                      SINDD: =nop
               ) NEXT
               mar - pc NEXT
               pc + (pc + 2)<15:8> NEXT
               read NEXT
               mar + (mbr + r[sr]) <15:8> NEXT
               read NEXT
               src - mbr
               END
               ) NEXT
        (IF sd => mar + src NEXT read NEXT src + mbr )
        END:
                                          B-99
dest -:=
```

#### PDP-11 ISP DESCRIPTION 7-2

END;

```
(DECODE dm ->
                       !general registers have addresses 777788:777717
ADREG\8:=(dst + (#37488 e dr)e8 NEXT
        (DECODE dd =>
        10
               DREG:=nop;
        11
               DREGD: =nop)
        );
ADINCR\1:=BEGIN
        (DECODE dd =>
        18
               (DECODE byop =>
                    DINCR:=nop;
               18
               11
                       DINCRB: -nop
               DINCRO: =nop
        11
        ) NEXT
        dst + ridr) NEXT
        (DECODE dr67 or dd => r[dr] + (r[dr]+(2-byop))<15:0>; r[dr] + (r[dr]+2)<15:0>)
ADDECR\2:=BEGIN
        (OECODE dd a>
                (DECODE byop =>
                      ODECR:=nop;
               18
               11
                    ODECRB: =nop
        11
               DDECRD: =nop
        ) NEXT
        (DECODE dr87 or dd => r[dr] + (r[dr]-(2-byop))<15:8>; r[dr] + (r[dr]-2)<15:8>) NEXT
        dat + r[dr]
        END:
ADIND\3:=BEGIN
        (DECODE dd =>
        10
             DIND: =nop;
        11
               DINDD:=nop
        ) NEXT
        mar + pc NEXT
       pc + (pc + 2)<15:0> NEXT
        read NEXT
        dst + (mbr + r[dr])<15:8>
        END
        ) NEXT
mar - dst NEXT
(IF dd => sbyop + byop NEXT byop + 8 NEXT read NEXT byop + sbyop; dst + mbr; mar + mbr)
```


PDP-11 ISP DESCRIPTION 8-1

:

```
subent\subroutine.emulator.trap.and.trap.instructions:=
        BEGIN
        DECODE jetop =>
! jump to subroutine, jsr op code #884
        JSR\8:= BEGIN
                 dest NEXT
                 temp - mar NEXT
                 sp + (sp - 2)<15:0> NEXT
                 mar + sp; mbr + r[sr] NEXT
                 write NEXT
                 r[sr] + pc NEXT
                 pc + temp<15:0>
                 END;
         11
                 BEGIN
                                  carried the first open or after the property of the contraction
                 DECODE i<8> =>
         ! emulator trap op codes, op code #184888: #184377
                 EMUL\8: =BEGIN
                         byop + 0; sp + (sp - 2)<15:0>; mbr + ps MEXT
                         write NEXT
                         sp + (sp - 2)<15:0>; mbr + pc NEXT
                         Hrite NEXT
                         mar + #38 NEXT
                         read NEXT
                         pc - mbr NEXT
                         mar + #32 NEXT
                         read NEXT
                         ps + mbr
                         END:
         ! trap op codes, op code #184488:#184777
                 TRAP\1:=BEGIN
                         byop + 0; sp + (sp - 2)<15:0>; mbr + ps NEXT
                         Hrite NEXT
                         sp + (sp - 2)<15:0>; mbr + pc NEXT
                         urite NEXT
                         mar + #34 NEXT
                         read NEXT
                         pc - mbr NEXT
                         mar - #36 NEXT
                         read NEXT
                         ps - mbr
                         END
                 END
        END:
singlop\single.operand.instructions:=
        BEGIN
         DECODE uop =>
! clear and clear byte, cir op code #8858, cirb op code #1858 .
                         BEGIN
         ICLR\0:=
                 (DECODE byop =>
                          ( CLR:=nop NEXT (dcond => (dclr:=nop)));
                          ( CLRB:=nop NEXT (dcond => (dcirb:=nop)))
                 ) NEXT
                 (cc + '8188) NEXT
ccir:=
                 dest NEXT
                                         B-102
                 mbr + 8 NEXT
                 Hrite
                 END:
```

```
! complement and complement byte, com op code #8851, comb op code #1851
        ICOM\1:=
                        BEGIN
                 (DECODE byop #>
                         ( COM: =nop NEXT (dcond => (dcom: =nop)));
                         ( COMB:=nop NEXT (dcond => (dcomb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp - not mbr NEXT
                 (V+8 NEXT
CCOM: =
                 C+1) NEXT
                 setnec NEXT
                 setzce NEXT
                 mbr + temp<15:0> NEXT
                 write
                 END:
! increment and increment byte, inc op code #8852, incb op code #1852
        IINC\2:=
                         BEGIN
                 (DECODE byop =>
                         ( INC:=nop NEXT (dcond => (dinc:=nop)));
                         ( INCB:=nop NEXT (dcond => (dincb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp + mbr + 1 NEXT
                 setvec NEXT
                 setnec NEXT
                 setzce NEXT
                 mbr - temp<15:0> NEXT
                 Hrite
                 END:
! decrement and decrement byte, dec op code #8853, decb op code #1853
        IOEC\3:=
                         BEGIN
                 (DECODE byop =>
                         ( DEC:=nop NEXT (dcond => (ddec:=nop));
                         ( DECB:=nop NEXT (dcond => (ddecb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp - mbr - 1 NEXT
                 setvec NEXT
                 setnec NEXT
                 setzcc NEXT
                 mbr + temp<15:8> NEXT
                 Hrite
                 END;
! negate and negate byte, neg op code #8854, negb op code #1854
        INEG\4:=
                        BEGIN
                 (DECODE byop =>
                         ( NEG: =nop NEXT (dcond => (dneg: =nop)));
                         ( NEGB:=nop NEXT (dcond => (dnegb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp + (not mbr) + 1 NEXT
                 setvec NEXT
                 setnec NEXT
                 setzce NEXT
                 (c + (temp<15:8> neg 8)) NEXT
cneg: =
                                               B-103
```

```
mbr + temp<15:8> NEXT
                 write
                 END;
! add carry and add carry byte, adc op code #8855, adcb op code #1855
        IADC\5:=
                         BEGIN
                 (DECODE byop =>
                         ( AUC:=nop NEXT (dcond => (dadc:=nop)));
                         ( ADCB:=nop NEXT (dcond => (dadcb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp + mbr + c NEXT
cadc:=
                 (DECODE byop =>
                         BEGIN
                 10
                         v + (temp<15:8> eq! #100000) and c NEXT
                         c + ( (temp<15:8> eq1 8) and c )
                         END:
                 11
                         BEGIN
                         v + (temp<7:0> eq! #200) and c NEXT
                         c + ((temp<7:0> eq! 0) and c )
                         END
                         ) NEXT
                 setnec NEXT
                 setzcc NEXT
                 mbr + temp<15:8> NEXT
                 write
                 END;
! subtract and subtract carry byte, sbc op code #8856, sbcb op code #1856
        ISBC\6:=
                         BEGIN
                 (DECODE byop =>
                         ( SBC:=nop NEXT (dcond => (dsbc:=nop)));
                         ( SBCB:=nop NEXT (dcond => (dsbcb:=nop)))
                 ) NEXT
                 dost NEXT
                 read NEXT
                 temp - mbr - c NEXT
                 (DECODE byop =>
csbc:=
                         c + ((temp<15:8) eq! #177777) and c);
                         c + ( (temp<7:0> eq! #377) and c )
                         ) NEXT
                 setvcc NEXT
                 setnec NEXT
                 setzcc NEXT
                 mbr + temp<15:8> NEXT
                 Hrite
                 END;
! test and test byte, tst op code #8857, tstb op code #1857
        ITEST\7:=BEGIN
                 (OECODE byop =>
                         ( TEST:=nop NEXT (dcond => (dtst:=nop)));
                          ( TESTB:=nop NEXT (dcond => (dtstb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp + mbr NEXT
                 (V+8 NEXT
ctst:=
                 C+8) NEXT
                 setnec NEXT
                                             B-104
                 setzcc
                 FND
```



END:

```
END:
shiftop\shift.instructions:=
         REGIN
         DECODE upp =>
! rotate right and rotate right byte, ror op code #9868, rorb op code #1868
         IROR\0:=
                         BEGIN
                  (DECODE byop =>
                         ( ROR:=nop NEXT (dcond => (dror:=nop));
                          ( RORB:=nop NEXT (dcond => (drorb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp - mbr NEXT
                 (DECODE byop ">
                         (temp<16:0> + (c & temp<15:0>) frr 1 NEXT cror:=( c + temp<16>); mbr + temp<15:0>);
                 18
                          (temp<8:0> + (c @ temp<7:0>) frr 1 MEXT crorbs= ( c + temp<8>); bmbr + temp<7:0>)
                 11
                         ) NEXT
                 setnec NEXT
                 setzce NEXT
cvror:
                 (v + n xor c) NEXT
                 uri te
                 END:
! rotate left and rotate left byte, rol op code #8861, rolb op code #1861
         IROL\1:=
                         BEGIN
                 (DECODE byop ->
                         ( ROL:=nop NEXT (dcond => (drol:=nop)));
                         ( ROLB:=nop NEXT (dcond => (drolb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp - mbr NEXT
                 (DECODE byop =>
                         (temp<16:8> + (c @ temp<15:8>) fri 1 MEXT crois= ( c + temp<16>); mbr + temp<15:8>);
                         (temp<8:8> + (c e temp<7:8>) fri 1 MEXT croibs= (c + temp<8>); bmbr + temp<7:8>)
                         ) NEXT
                 setnec NEXT
                 setzcc NEXT
cvrol:=
                 (v + n xor c) NEXT
                 uri te
                 ENO:
! arithmetic shift right and arithmetic shift right byte, asr op code #8662, asrb op code #1862
        IASR\2:=
                        BEGIN
                 (DECODE byop =>
                         ( ASR:=nop NEXT (dcond => (dasr:=nop))):
                         ( ASRB:=nop NEXT (dcond => (desrb:=nop)))
                 ) NEXT
                 dest NEXT
                 read NEXT
                 temp - mbr NEXT
                 (c + temp<8>) NEXT
CARTIE
                 (DECODE byop #>
                         (temp<15:8> + (temp<15:8>) for temp<15> NEXT mbr + temp<15:8>);
                         (temp<7:0> + (temp<7:0>) for temp<7> NEXT mbr + temp<8:1>)
                         ) NEXT
                 setnec NEXT
                 setzce NEXT
cvasr: =
                 (v + n xor c) NEXT
                                             B-105
                Hrite
```

```
I arithmetic shift left and arithmetic shift left byte, asl op code #8853, aslb op code #1863
       IASL\3:=
                     BEGIN
               (DECODE byop =>
                      ( ASL: =nop NEXT (dcend => (dasl:=nop)));
                      ( PSLB:=nop MEXT (dcond => (desib:=nop)))
              ) NEXT
              dest NEXT
                           butter you as were, adding about the color billion
              read NEXT
               temp - mbr NEXT
               (DECODE byop =>
                      (temp<16:8> + (c @ temp<15:8>). Tal 8 MENT cast:=( c + temp<18>); mbr + temp<15:8>);
                      (tempes:0> + (c e tempe7:0>) foi 0 MEXT costb:=( c + tempes>); mbr + tempe7:0>)
                      ) NEXT
              setnee NEXT
              setzce NEXT
CVASI:=
               (v + n xor c) NEXT
              write (seeps one to the TATE Left (1928) -two for a distance
              ENO;
! mark and unused op codes, mark op code #0064
       MARK\4:=BEGIN
              IF not jetop =>
                     sp - (sp + (d fs! 8))<15:8> NEXT pc + r(5) NEXT
                      mer - sp NEXT
                      read NEXT
                     r(5) - mbr; ap - (ap + 2)<15:0>
              END:
! move from previous instruction and data space, mipt op code #0005, mipd op code #1005
! 11/78 instructions
                                        I FOURTHERN ALKE INDUM NO MATERIALES
       MFP\5:= ((dcond => (sufp:=nop)) NEXT
               (DECODE jetop => nop;nop));
! move to previous instruction and data space, mtpl op code #8005, mtpd op code #1005
! 11/70 instructions
       MTP\6:= ((dcond => (smtp:=nop)) NEXT
              (OECODE jetop => nop; nop));
! sign extend and unused op code, sxt op code #9867
       SXT\7:= BEGIN
              IF not jetop =>
                      (dcond => (dext:=nop)) NEXT
                      dest NEXT
                     read NEXT
                      (DECODE n => mbr + 0; mbr + #177777) NEXT
                      (z + not n; v + B) NEXT
csxt:=
                     urite
              END
       END;
                                     economicano de la base de la emercialida
```

condition of the committee of a removiour of the committee of the committe

201.5

. . . .

```
! condition code operators. selectively clears
         f or sets the specified condition code.
         ! the assembler recognizes the memonics
         ! clc, clv, clz, cln, ccc (for clear all
         ! condition codes), sec, sev, sez, sen, and scc.
         compound setting or clearing is accomplished
         ! by oring.
cco :=
        BEGIN
        IF (concop eq! #8885) =>
                 (DECODE ccop =>
ccco:=
                         cc - cc and not i<3:8>;
                 11
                         cc + cc or 1<3:0>
        END;
cpucon\cpu.control.instructions :=
        BEGIN
        IF contop eq! 8 =>
                 BEGIN
                 DECODE cpuop =>
                 ! halt, halt op code #898888
                 HLT\8: # + 2;
                 ! wait for interrupt, wait op code #888881
                 EWAIT\1:=# + 1;
                 ! return from interrupt, rti op code #888882
                 RTI\2:= BEGIN
                         mar + sp NEXT
                         read NEXT
                         pc + mbr; sp + (sp + 2)<15:8> NEXT
                         mar - sp NEXT
                         read NEXT
                         ps + mbr; sp + (sp + 2)<15:8>
                         END:
                 ! breakpoint trap, bpt op code #888883
                 BPT\3:= BEGIN
                         sp + (sp - 2)<15:0>; mbr + ps NEXT
                         write NEXT
                         sp + (sp - 2)<15:8>; mbr + pc MEXT
                         write NEXT
                         mar + #14 NEXT
                         read NEXT
                         pc + mbr NEXT
                         mar + #16 NEXT
                         read NEXT
                         ps + mbr
                         END:
                 ! input/output trap, iot op code #888884
                 IOT\4:= BEGIN
                         sp + (sp - 2)<15:8>; mbr + ps NEXT
                         urite . NEXT
                         sp + (sp - 2)<15:0>; mbr + pc NEXT
                         write NEXT
                         mar + #28 NEXT
                         read NEXT
                         pc + mbr NEXT
                         mar + #22 NEXT
                                              B-107
```

END:

BEGIN

11

12

14

15

cco;

cco;

```
read NEXT
                      ps + mbr
                      END;
               ! reset external bus, reset op code #888885
               RSET\5:=bus.reset;
               I return from trap, rtt op code #888886
               RTT\6:= BEGIN
                      mar + sp NEXT
                      read NEXT
                      pc + mbr; sp + (sp + 2)<15:0> NEXT
                      mar - sp NEXT
                      read NEXT
                      ps + mbr; sp + (sp + 2)<15:8>
                      END;
               ! unused op code
               17
                    nop
               END
procon\program.control.instructions :=
       DECODE contop =>
        ! return from subroutine, rts op code #88828
        RTS\0:= BEGIN
               pc + r[dr] NEXT
               mar - sp NEXT
               read NEXT
               sp + (sp + 2)<15:0> NEXT
               r[dr] + mbr
               END;
        ! unused op code
            nop;
        ! unused op code
              nop;
        ! set priority level, spl op code #88823
        ! 11/70 instruction
        SPL\3:= nop;
        ! NEXT four op codes are condition code setting
```

```
regop\register.operations:=
        BEGIN
        DECODE rop =>
        ! cpu control instructions
                cpucon;
        ! jump, jmp op code #8881
        JMP\1:= BEGIN
                dest NEXT
                pc - mar<15:8>
                END;
        ! program control instructions
        12
                procon;
        ! swap bytes, swab op code #8883
        SWAB\3:-BEGIN
                 (dcond => (dawab:=nop)) NEXT
                dest NEXT
                read NEXT
                 temp - bmbr @ mbr<15:8> NEXT
                 (n + temp<7>; z + (temp<7:0> eq1 0);
                 V + 8; C + 8) NEXT
                 Hrite
                END
```

311

- branop\branch.op.codes:=

  BEGIN

  DECODE jetop e brop =>
  ! register instructions
- \0 regop; ! branch, br op code #8604 BR\1:= branch;
- ! branch IF not equal, bne op code #8818 BNE\2:= (IF not z => branch);
- ! branch IF equal, beq op code #8814 BEQ\3:= (IF z => branch);
- ! branch IF greater than or equal, bge op code #8828 BGE\4:= (IF not (n xor v) => branch);
- ! branch IF less than, bit op code #8824 BLT\5:= (IF (n xor v) => branch);
- ! branch IF greater than, bgt op code #8838

  BGT\6:= (IF not (z or (n xor v)) => branch);
- ! branch IF less than or equal, bis op code #8834 BLE\7:= (IF (z or (n xor v)) => branch);
- ! branch IF plus, bpl op code #1000 BPL\10:=(IF not n => branch);
- f branch IF minus, bmi op code #1884 BMI\11:=(IF n => branch);
- ! branch IF higher, bhi op code #1818

  BHI\12:=(IF (not c) and (not z) => branch);
- ! branch IF lower or same, blos op code #1814 BLO9\13:=(IF (c or z) => branch);
- ! branch IF overflow clear, bvc op code #1828 BVC\14:=(IF not v => branch);
- ! branch IF overflow set, bvs op code #1824 BVS\15:=(IF v => branch);
- ! branch IF carry clear, bcc op code #1838
  BCC\16:=(IF not c => branch);
  - ! branch IF carry set, bcs op code #1834 BCS\17:=(IF c => branch) END;

```
intext\integer.extended.op.codes:=
         BEGIN
         DECODE intop =>
         ! integer multiply, mul op code #878
         1 11/48 extended instruction
         MUL\0: - BEGIN
                 (dcond => (smul:=nop)) NEXT
                 dest NEXT
                 read NEXT
                 (DECODE mbr<15> =>
                 18
                          (DECODE r(sr)<15> =>
                                 temp2-(mbrer(sr))<31:8>;
                         18
                         11
                                  (temp2-(mbre(MINUS r(sr)))<31:0> NEXT
                                  temp2-(MINUS temp2)<32:8>)
                         (DECODE r(sr)<15> =>
                 11
                                  (temp2+((MINUS mbr)er(sr))<31:0> NEXT
                                 temp2-(MINUS temp2)<32:8>);
                                 temp2-((MINUS mbr)+(MINUS r(ar)))<31:0>
                         11
                 ) NEXT
cnmul:=
                 (n-temp2<31>) NEXT
czmul:=
                 (z+(temp2<31:8> eq1 8)) NEXT
cvmul:=
                 (V+8) NEXT
                 (c+(temp2<31:16> NEQ #177777) AND (temp2<31:16> NEQ 0)) NEXT
ccmul:=
                 (DECODE sr<8> =>
                 18
                         (r[sr]-temp2<31:16> NEXT
                         r(sr OR #1)+temp2<15:8>);
                         r(sr)+temp2<15:8>
                 11
                 END:
         ! integer divide, div op code #871
         ! 11/48 extended instruction
        DIV\1:= BEGIN
                 (dcondu>(sdiv:=nop)) NEXT
                 dest NEXT
                 read NEXT
                 ( IF (mbr NEQ 8) =>
                   (DECODE mbr<15> =>
                         (DECODE r(sr)<15> =>
                         18
                                 (temp2+(r[sr]@r[sr OR #1])<31:8>/mbr NEXT
                                 r[sr OR #1]+(r[sr]er[sr OR #1]-temp2<15:0>embr)<15:0> MEXT
                                 v+(r(sr) GTR mbr) );
                         11
                                 (temp2+(MINUS r(sr)er(sr OR #11)<31:8>/mbr NEXT
                                 risr OR #1) + (MINUS (MINUS risr)erier OR #1) - temp2<15:0>embr))<15:0> MEXT
                                 temp2+(MINUS temp2)<32:8> NEXT
                                 v+((MINUS r(sr)) GTR mbr) )
                         (DECODE r(sr)<15> =>
                   11
                                 (temp2+(r[sr]er[sr OR #1])<31:8>/(MINUS mbr) HEXT
                                 r(sr OR #1) + (MINUS (r(sr)er(sr OR #1) - temp2<15:8>+(MINUS mbr)))<15:8>
                          NEXT temp2+(MINUS temp2)<37:8> NEXT
                                 ve(r(sr) GTR (MINUS mbr)) );
                                 (temp2+ (MINUS r(sr)er(sr OR #11)<31:8>/(MINUS mbr) MEXT
                          NEW risr OR #1) + (MINUS risr)erisr OR #1) - 'emp2<15:8>e(MINUS mbr) )<15:8>
                                 ve( MINUS r(ar) GTR MINUS mbr ) )
                 ) NEXT
endiv:=
                 (n-temp2<31>) NEXT
czdiv:=
                 (z+(temp2<31:0> EQL 8))
                 ) NEXT
                                               B-111
```

#### PDP-11 ISP DESCRIPTION 13-2

```
(v+(mbr EQL 8) OR v) NEXT
ccdiv:=
                 (c+(mbr EQL 8)) NEXT
                 r(sr)+temp2<15:8>
                 END:
         ! shift arithmetically, ash op code #872
        ASH\2:= BEGIN
                 (dcond => (dash:=nop)) NEXT
                 dest NEXT
                 read NEXT
                 temp + r(sr) NEXT
                 BEGIN
                         DECODE shaign =>
                                  (temp<16:8>+(cetemp<15:8>) fs18 shval NEXT
                         18
cash:=
                                  ( c+temp<16>));
                         11
                                  ((DECODE temp<15> =>
                                          temp<15:8>+temp<15:8> far8 ((not shval)+1);
                                  18
                                  11
                                          temp<15:8>+temp<15:8> far1 ((not shva1)+1)) NEXT
cashb:=
                                  (c-temp<8>))
                 END NEXT
                 setnec NEXT
                 setzce NEXT
cvash: =
                 (v+temp<15> xor mbr<15>) NEXT
                 r[sr]+temp<15:8>
         ! arithmetical shift combined, ashc op code #873
         ! 11/78 extended instruction
        ASHC\3:=
                         BEGIN
                 (dcond => (dashc:=nop)) NEXT
                 dest NEXT
                 read NEXT
                 temp + r(sr) NEXT
                 (DECODE sr<8> =>
                 BEGIN
                          DECODE shsign =>
                                  (temp2<32:8>+(ce(temp<15:8>er(sr OR #11)) ts18 shval MEXT
                         18
cashc2:=
                                          (c+temp2<32>));
                                  ((DECODE temp<15> =>
                          11
                                  18
                                          temp2<31:0>+(temp<15:0>er(sr OR #17) fsr0 ((not shva1)+1);
                                          temp2<31:8>+(temp<15:8>er(sr OR #1)) fsr1 ((not shval)+1)) NEXT
                                  11
                                  (c+temp2<8>))
cashcb:=
                 END:
                 BEGIN
         11
                         DECODE shaign =>
                                  (temp2<16:0>+(cetemp<15:0>) fs10 shval NEXT
                          18
cashel:=
                                          ( c+temp2<16>));
                          11
                                  ((DECODE temp<15> =>
                                          temp2<15:0>+temp<15:0> fsr0 ((not shval)+1);
                                  18
                                          temp2<15:8>+temp<15:8> far1 ((not shval)+1)) NEXT
                                  11
cashbc:=
                                          (c+temp2<8>))
                 END) NEXT
                 (DECODE sr<0> => n+temp2<31>; n+temp2<15>) NEXT
cnashc:=
                 (DECODE sr<0> => z+(temp2<31:0> eq! 0); z+(temp2<15:0> eq! 0) ) NEXT
czashc:=
                 (DECODE sr<8> => v+(temp2<31> xor Mbr<15>); v+(temp2<15> xor mbr<15>)) NEXT
cvashc:=
                 (DECODE sr<8> => (r[sr]+temp2<31:16> NEXT r[sr OR #1]+temp2<15:8>); (r[sr]+temp2<15:8>))
                 END:
         ! exclusive or, xor op code #874
        EXOR\4:=BEGIN
                 (dcond => (dexor:=nop)) NEXT
                                                    B-112
                 dest NEXT
                 read NEXT
```

```
PDP-11 ISP DESCRIPTION 13-3
                 temp + r(sr) xor mbr NEXT
                mbr + temp NEXT
                setnec NEXT
                setzce NEXT
cexor:=
                 (v + 8) NEXT
                write
                END:
        ! remaining instructions 11/48 floating point or unused op codes
                nop;
        16
                nop;
        SOBY7: BEGIN
                r(sr) + (r(sr) - 1)<15:8> NEXT
                (IF r(sr) neq 8 => pc + (pc - ir<5:8> tsl 8)<15:8>)
                END
        END;
farcon\floating.point.processor.mode.control :=
        (DECODE 1dsop =>
                BEGIN
        18
                DECODE fmsop =>
                ! copy floating condition codes, cfcc
                ! op code #178888
                cfcc\8 := nop;
                ! set single precision floating mode, setf
                ! op code #178881
                setf\1 := nop;
                ! set single precision integer mode, set!
                ! op code #178882
                seti\2 := nop;
                ! unused op code #178883
                13
                        nop
                END:
        11
                BEGIN
                DECODE Imsop =>
                ! unused op code #176818
                        nop;
                ! set double precision floating mode,
                ! setd op code #178811
                setd\1 := nop;
                ! set double precision integer mode, set!
                ! op code #178812
                set1\2 := nop;
                ! unused op code #178813
                13
                        nor
                END
```

```
(DECODE 1d =>
        18
                BEGIN
                DECODE tuop =>
                I clear floating, cirt op code #1784
                cirf\8 := ( (dcond => dcirf:=nop) NEXT dest);
                ! test floating, tstf op code #1785
                tstf\1 := ((dcond => dtstf:=nop) NEXT dest);
                ! form absolute value, abst op code #1786
                abst\2 := ( (dcond => dabst:=nop) NEXT dest);
                ! negate floating, negf op code #1767
                negf\3 := ( (dcond => dnegf:= nop) NEXT dest)
                END;
        11
                BEGIN
                DECODE fuop =>
                ! clear floating, cird op code #1784
                cird\8 := ( (dcond => dcird:= nop) HEXT dest);
                ! test floating, tstd op code #1785
                tstd\1 := ( (dcond => dtstd:= nop) NEXT dest);
                ! form absolute value, absd op code #1786
                absd\2 := ( (dcond => dabsd:= nop ) NEXT dest);
                ! negate floating, negd op code #1787
                negd\3 := ( (dcond => dnegd:= nop) NEXT dest)
                END
        ):
fppcon\floating.point.processor.control :=
        (DECODE tuop =>
                ! floating status register setting instructions
                        farcon;
                ! load fpp processor status word, Idfps op code
                 1 #1781
                Idfps\1 := ( (dcond => dldfps:= nop) NEXT dest);
                ! store fpp processor status word, stfps op code
                 1 #1782
                stfps\2 := ( (dcond => dstfps:= nop) NEXT dest);
                 ! store fpp status including exception address pointer,
                 ! stst op code #1783
                stst\3 := ( (dcond => dstst:= nop) NEXT dest)
        );
fpext\floating.point.processor.isp:=
   (DECODE 1d =>
        BEGIN
        DECODE thop =>
        ! floating point processor mode control
                fppcon;
                                                   B-114
```

I floating point unlary instructions

11 fsingi; I floating multiply, mulf op code #1718x mult\2 := ( (dcond => dmult:= nop) NEXT dest); I multiply and integerize floating, modf op code #1714x modf\3 := ( (dcond => dmodf:= nop) NEXT dest); ! floating add, addf op code #1728x addf\4 := ( (dcond => daddf:= nop) NEXT dest); ! load floating register, ldf op code #1724x Idf\5 := ( (dcond => dldf:= nop) MEXT dest); ! floating subtract, subf op code #1738x subf\8 := ( (dcond => dsubf:= nop) NEXT dest); ! floating compare, capf op code #1734x cmpf\7 := ( (dcond => dcmpf:= nop) NEXT dest); I store floating ragister, stf op code #1748x stf\18 := ( (dcond => dstf:= nop) NEXT dest); ! floating divide, divf op code #1744x divf\11 := ( (dcond => ddivf:= nop) HEXT dest); I store floating exponent, stexp op code #1750x stexp\12:= ( (dcond => dstexp:= nop) NEXT dest); ! store and convert from floating to integer, stc op code #1754x \13 (DECODE 11 => stcfi\8 := ( (dcond => dstcfi:= nop) NEXT dest); stcfl\1 := ( (dcond => dstcfl:= nop) NEXT dest)); ! convert from floating single to floating double precision, I stofd op code #1768x stcfd\14:= ( (dcond => dstcfd:= nop) NEXT dest); ! load floating exponent, Idexp op code #1764x Idexp\15:= ( (dcond => dldexp:= nop) NEXT dest); ! load and convert from integer to floating, Idc op code #1778x 116 (DECODE 11 => Idcif\8 := ( (dcond => didcif:= nop) NEXT dest); idcif\1 := ( (dcond => didcif:= nop) MEXT dest)); ! load and convert from floating double to

! floating single, Idedf op code #1774x Idcdf\17:= ( (dcond => didcdf:= nop) NEXT dest)

END:

BEGIN OECODE thop => ! floating point processor mode control fppcon;

! floating point uniary instructions fsingl;

! floating muitiply, muid op code #1718x

#### PDP-11 ISP DESCRIPTION 13-6

```
muld\2 := ( (dcond => dmuld:= nop) NEXT dest);
! multiply and integerize floating, modd op code #1714x
modd\3 := ( (dcond => dmodd:= nop) NEXT dest);
I floating add, addd op code #1728x
addd\4 := ( (dcond => daddd:=nop) NEXT dest);
l load floating register, Idd op code #1724x
Idd\5 := ( (dcond => dldd:=nop) NEXT dest);
! floating subtract, subd op code #1738x
subd\6 := ( (dcond => dsubd:=nop) NEXT dest);
! floating compare, cmpd op code #1734x
cmpd\7 := ( (dcond => dcmpd:=nop) NEXT dest);
! store floating register, std op code #1748x
std\10 := ( (dcond => dstd:=nop) NEXT dest);
! floating divide, divd op code #1744x
divd\11 := ( (dcond => ddivd:=nop) NEXT dest);
! store floating exponent, stexp op code #1750x
stexpd\12:= ( (dcond => dstexd:=nop) NEXT dest);
! store and convert from floating to integer, stc op code #1754x
        (DECODE 11 =>
                stcdi\0 := ( (dcond => dstcdi:=nop) NEXT dest);
                stcdl\1 := ( (dcond => dstcdl:=nop) NEXT dest));
! convert from floating double to floating single precision,
! stcdf op code #1760x
stcdf\14:= ( (dcond => dstcdf:=nop) NEXT dest);
! load floating exponent, Idexp op code #1764x
Idexpd\15:= ( (dcond => dldexd:=nop) NEXT dest);
! load and convert from integer to floating, Idc op code #1778x
        (DECODE f1 =>
                 idcid\0 := ( (dcond => didcid:=nop) NEXT dest);
                 idcid\1 := ( (dcond => didcid:=nop) NEXT dest));
! load and convert from floating single to
! floating double, Idefc op code #1774x
|dcfd\17:= ( (dcond => dldcfd:=nop) NEXT dest)
END
```

);

#### PDP-11 ISP DESCRIPTION 14-1

# classop\secondary.decode.into.classes:= BEGIN

DECODE typeop =>

! subroutine/emulator trap \8 subsmt;

! single operand class \1 singlep;

! shift operators \2 shiftop;

! unused op codes

! unused op codes \3 nop END;

#### extop\extended.op.codes:=

BEGIN
DECODE jetop =>
! integer extented instructions
\0 intext;

! floating point instructions \1 fpext END:

#### reserop\reserve.op.code:=

BEGIN DECODE resop => \0 branop;

\1 classop END;

```
PDP-11 ISP DESCRIPTION 15-1
exectinstruction.execution:
        BEGIN
         DECODE bop =>
         ! reserved op code
         18
                reserop;
         ! move and move byte
         ! mov op code #81, movb op code #11
         IMOV\1:=
                          BEGIN
                  (DECODE byop =>
                          ( MOV: =nop NEXT
                          (scond => (smov:=nop)) NEXT
                          ( dcond => (dmov:=nop)));
                          ( MOVB: =nop NEXT
                          (scond => (smovb:=nop)) NEXT
                          ( dcand => (dmovbt=nop)))
                 ) NEXT
                 source NEXT
                  temp + src NEXT
(v + 0) NEXT
cmov: =
                  setnec NEXT
                  setzce NEXT
                  dest NEXT
                  mbr + temp<15:8> NEXT
                  write
                 END:
         ! compare and compare byte
         ! cmp op code #82
         ! cmpb op code #12
         ICHP\2:=
                          BEGIN
                  (DECODE byop =>
                          ( CMP:=nop NEXT
                          (scond => (scmp:=nop)) NEXT
                          ( dcond => (dcmp:=nop)));
                          ( CMPB:=nop NEXT
                           (scond => (scupb:=nop)) NEXT
                          ( dcond => (dcmpb:=nop)))
                  ) NEXT
                  source NEXT
                  dest NEXT
                  read NEXT
                  (DECODE byop =>
                  18
                          temp + (src<15:0> + (NOT mbr) + 1)<16:0>;
                          temp + (src<7:8> + (HOT mbr<7:8>) + 1)<8:8>
                  11
                  ) NEXT
                  setnec NEXT
                  setzcc NEXT
                  ((DECODE byop => c + NOT temp<16>; c + NOT temp<8>) NEXT
ccmp:=
                  (DECODE byop =>
                          v \leftarrow (temp<15> eqv mbr<15>) and (src<15> xor mbr<15>);
                  18
                          v \leftarrow (temp<7> eqv mbr<7>) and (erc<7> xor mbr<7>)
                  11
```

))

! bit test and bit test byte ! bit op code #83, bitb op code #13 BEGIN

(DECODE buop =>

( BIT:=nop NEXT

( BITB:=nop NEXT

(scond => (sbit:=nop)) NEXT ( dcond => (dbit:=nop)));

(scond => (sbitb:=nop)) NEXT

END:

IBIT\3:=

```
( dcond => (dbitb:=nop)))
                ) NEXT
                 source NEXT
                 dest NEXT
                read NEXT
                 temp - src and mbr NEXT
                setnec NEXT
                 setzce NEXT
cbit:=
                 (v + 8)
                END:
        ! bit clear and bit clear byte
        ! bic op code #84, bicb op code #14
        IBIC\4:=
                        BEGIN
                (DECODE byop =>
                        ( BIC:=nop NEXT
                         (scond => (sbic:=nop)) NEXT
                         ( dcond => (dbic:=nop));
                         ( BICB: =nop NEXT
                         (scond => (sbicb: =nop)) NEXT
                         ( dcond => (dbicb:=nop)))
                ) NEXT
                source NEXT
                dest NEXT
                read NEXT
                temp + (not src<15:0>) and mbr MEXT
               setnee NEXT
                setzec NEXT
cbic:=
                (v + 8) NEXT
                mbr + temp<15:0> NEXT
                ur i te
                END;
        ! bit set and bit set byte
        ! bis op code #85, bisb op code #15
        1BIS\5:=
                        BEGIN
                (DECODE byop =>
                        ( BIS: =nop NEXT
                         (scond => (sbis:=nop)) NEXT
                         ( dcond => (dbis:=nop)));
                         ( BISB: =nop NEXT
                         (scond => (sbisb:=nop)) NEXT
                         ( dcond => (dbisb:=nop)))
                ) NEXT
                source NEXT
                dest NEXT
                read NEXT
                temp - src<15:8> or mbr NEXT
                setnec NEXT
                setzce NEXT
                (v + 8) NEXT
                mbr + temp<15:9> NEXT
                urite
                END:
        ! add and subtract
                BEGIN
                DECODE byop =>
                i add, add op code #86
                ADD\8: - BEGIN
                        (scond => (sadd:=nop)) NEXT
                         (dcond => (dadd:=nop)) NEXT
                        source NEXT
```

#### PDP-11 ISP DESCRIPTION 15-3

```
dest NEXT
                         read NEXT
                         temp + (src<15:0> + mbr)<16:0> NEXT
cadd:=
                         (v + (src<15> eqv mbr<15>) and (src<15> xor temp<15>) MEKT
                         c + temp<16>) NEXT
                         setnec NEXT
                         setzce NEXT
                         mbr + temp<15:8> NEXT
                         write
                         END;
                 ! subtract, sub op code #16
                 SUB\1:= BEGIN
                         byop + 8 NEXT
                         (scond => (ssub:=nop)) NEXT
                         (dcond => (dsub:=nop)) NEXT
                         source NEXT
                         dest NEXT
                         read NEXT
                         temp + (mbr + (NOT src)<15:8> +1)<16:8> NEXT
csub:=
                         (v + (src<15> xor mbr<15>) and (src<15> eqv temp<15>) NEXT
                         c + NOT temp<16>) NEXT
                         setnec NEXT
                         setzce NEXT
                         mbr + temp<15:8> NEXT
                         uri te
                         END
                 END:
        ! extended instruction set
        17
                extop
        END
```

ERALCED

#### PDP-11 ISP DESCRIPTION 16-1

lend of description

```
!main sequence of the isp description
!instruction interpretation process
interlinstruction. interpretation:=
        BEGIN
         IF run =>
                  mar - pc NEXT
                  (IF sr8<15:13> eq1 0 => sr2 + mar<15:0>) NEXT
                  byop + 8 NEXT
                  read NEXT
                  ir + mbr; pc + (pc + 2)<15:0> NEXT byop + i<15> NEXT
                  exec NEXT
                  inter
         END
)
```

# Preceding Page BLANK - FILMED

**CFA Report** 

## APPENDIX C

October 1, 1976

### TABLE OF CONTENTS

	SECTION	AGE	
1	Sample Simulation Run	2	
2	Simulation Command Files: Benchmark Program	7	
3	Simulation Command Files: Driver Program	9	
4	Simulation Command Files: Unimplemented Instructions	10	
5	Simulation Command Files: Opequed Procedures	11	

#### 1. Sample Simulation Run

The following is a transcript of a typical session using the ISP simulator. The session consists of running one of the benchmarks (Bit Test, Set, and Reset) on the PDP-11. A listing of the benchmark program appears after the session. Comments have been added for clarity.

The input for a simulation session consists of several files prepared off-line. These files include: The benchmark program (derived from the assembly listing), a driver (simulation commands used to initialize the parameters for the benchmark), A command file with a list of unimplemented instructions (these must be trapped), and finally, a command file with a list of those ISP procedures which must be "opaqued" (these are the procedures during which the activity counters are disabled).

```
ru pdp11m
ISP SIMULATOR V3 - NRL ARF STAGE 2
Friday 18 Sep 76 17:13:58 PDP11M. ISP(L410MB25)
SERIALIZATION COMPLETED
SPACE ALLOCATED
TYPE HELP FOR HELP
TYPE <ESC> TO INTERRUPT SIMULATION LOOPS
>read fadl.sim
                                 ! Read in the benchmark file
>>RADIX OCTAL
>>DECHO
                                 ! The benchmark file disables the listing
                                 I on the user terminal.
>>100 LINES READ
                                 ! Read in the driver file
sread fa.dr3
        HERE COMES THE DRIVER (CALLS)
>>SETVAL MH [3000] +013746 005202
                                                 MOV
                                                         e#5282,-(SP)
>>SETVAL MH (3002) +013746 005204
                                                 MOV
                                                         e#5284,-(SP)
                                                                         1 N
>>SETVAL NH (3884) +812748 884888
                                                 MOV
                                                         #4888, - (SP)
                                                                         1 AL
```

>>TRACE IR, PC, R, HWIO

```
>>SETVAL NH [3006] +012746 005200
                                                 MOV
                                                         #5200, - (SP)
>>SETVAL MU (3010) -012748 005206
                                                         #5206, -(SP)
                                                 MOV
>>SETVAL MH (3012) +884737 001000
                                                         PC, @#1000
                                                                         BTSR
>>SETVAL MH [3814] -888888
                                                 HLT
        ! The above sequence of PDP-11 instructions push the parameters
        ! onto the stack, call the benchmark as a routine, and hait.
>>SETVAL MH [2000] +123457 071234 167008 145670 !
                                                         BIT STRING
>>SETVAL MH [2588] +8
                                         RETURN CODE
>>SETVAL MH [2501] +2
>>SETVAL MW [2582] +25
>>SETVAL MH [2503] -0
                                         WORK AREA
>>SETVAL PC-6000
>>SETVAL SP-200
        ! The above sequence initializes the data (parameters), the stack
        ! pointer and the program counter (which now points to the code
        ! sequence that pushes the parameters and call the routine.
>>SETVAL A+0
                ! This is a ISP internal variable - indicates whether the
                 ! machine is running, halted, or waiting.
>>! RUNNING
>>SETCTR ALL 8,8
        ! RESET COUNTERS
>>READ OPQ11.SIM(L410MB25)
>>>! PDP11 OPAQUED PROCEDURES
>>>DECHO
>>>53 LINES READ
>>READ UU011.SIM(L410MB25)
>>>! UNIMPLEMENTED OPERATION BREAKS
>>>DECHO
>>>15 LINES READ
```

! Trace a few selected registers ! IR is the Instruction Register, ! PC is the Program Counter (R[7]),

```
! MNIO is the 1/0 page (R is sepped onto MNIO)
>>BREAK JSR.RTS
                                ! Break on selected instructions
>>26 LINES READ
>start inter
                                ! Here we start the simulation
e INTER +#15
                       -#13746
e INTER +#28
                PC
                       =#6882
e SINCO +#22
                R
                       [#7] =#6884
e DDECRD +#21
                R
                       [#6] =#176
e INTER +#15
                       -#13746
                IR
e INTER +#28
                       =#6006
               PC
SINCO +#22
                R
                       [#7] =#6818
e DDECRO +#21
                       [#6] =#174
e INTER +#15
               IR
                       -#12746
e INTER +#28
               PC
                       -#6812
e SINCD +#22
                R
                       [#7] -#6814
e DDECRO +#21
                       [#6] =#172
                R
e INTER +#15
                       -#12746
                IR
e INTER +#28
                       -#6816
e SINCD +#22
                       [#7]=#6828
e DDECRD +#21
                R
                       [#6] =#178
e INTER +#15
                       -#12746
               IR
e INTER +#28
                PC
                       -#6822
                       [#7] =#6824
e SINCD +#22
                R
e DDECRD +#21
                       (#6) -#166
                R
e INTER +#15 IR
e INTER +#20 PC
                       -#4737
                       -#6826
BREAK AFTER JSR
                                ! The simulation stops on a breakpoint
*setctr all 8,8
                                ! The real benchmark starts here, we must
                                ! reset all counters (they were modified
                                ! during the benchmark calling sequence)
*cont
                                ! we continue the simulation
e DINCRD +#22
                R
                       [#7]=#6838
                       [#7]=#6038
e JSR
         +#14
e JSR
         +#15 PC
                       -#1888
e INTER +#15
              IR
                       -#18848
e INTER +#28
               PC
                       -#1882
e DDECRD +#21
                R
                       [#6] =#162
e INTER +#15
                IR
                       -#18146
@ INTER +#28
                       -#1884
                PC
                       [#6] -#160
e DDECRD +#21
                R
                       =#5876
e INTER +#15
                       -#1886
e INTER +#28
               PC
                       -#1010
e DINDD +#6
                PC
• INTER +#15
                IR
                       =#16688
e INTER +#20
                PC
                       -#1812
                       -#1814
e SINDD +#6
                PC
WRITE +#131 MWIO
                       [#374000] -#25
e INTER +#15
                IR
                       -#42788
```

! R[8:7] are the general registers,

```
• INTER +#28
                      -#1816
               PC
e SINCO +#22
                       (#7) -#1028
e WRITE +#131 MWIO
                      [#374888] -#5
e INTER +#15
                IR
                      -#12781
e INTER +#28
               PC
                      -#1822
e SINCD +#22
                R
                       [#7] -#1824
e WRITE +#131
               MHIO
                      [#374881]-#1
e INTER +#15
                      -#72188
               IR
e INTER +#28
                      -#1826
                PC
e CVASH +#7
                       [#1] =#48
e INTER +#15
                      =#16688
               IR
e INTER +#28
               PC
                      -#1838
e SINDD
        +#6
                PC
                      -#1832
e WRITE +#131 MWIO
                      [#374888] =#25
e INTER +#15
               IR
                      =#72827
                      -#1834
e INTER +#28
               PC
e DINCRD +#22
               R
                      [#7] =#1836
e CVASH +#7
                R
                      [#8] =#2
e INTER +#15
                IR
                      -#66608
e INTER +#28
               PC
                      -#1848
e SINDD +#6
                PC
                      =#1842
e WRITE +#131 MHIO
                      [#374888] -#4882
e INTER +#15
                IR
                      -#130110
e INTER +#28
               PC
                      -#1844
e INTER +#15
                IR
                      =#1482
e INTER +#20
               PC
                      -#1846
e BRANCH +#5
                PC
                      -#1052
e INTER +#15
               IR
                      -#22766
e INTER +#28
               PC
                      -#1854
e SINCD +#22
               R
                      (#7) =#1856
e DINDO +#6
               PC
                      =#1868
e INTER +#15
                      -#1405
               IR
e INTER +#28
               PC
                      -#1862
e BRANCH +#5
               PC
                      -#1874
e INTER +#15
               IR
                      -#150110
e INTER +#28
               PC
                      -#1876
e INTER +#15
               IR
                      -#773
e INTER +#28
               PC
                      -#1188
e BRANCH +#5
               PC
                      -#1966
e INTER +#15
               IR
                      -#12681
e INTER +#28
               PC
                      -#1878
e SINCD +#22
                      [#6] =#162
e WRITE +#131 MWIO
                      [#374881] =#8
e INTER +#15
              IR
                      =#12600
e INTER +#28
               PC
                      -#1872
@ SINCD +#22
               R
                      (#6] =#164
e WRITE +#131 MWIO
                      [#374888] =#8
e INTER +#15
               IR
                      -#287
e INTER +#20 PC
                      -#1874
BREAK AFTER RTS
                               ! the simulation stops at the end of the
                               ! benchmark (the return instruction)
soutetr fadl.rm3
                               ! we dump all the counters into a file
*cont
                               ! we continue the simulation
e RTS
         +#2
               PC
                      -#1874
e RTS
               R
         +87
                      [#7]=#6838
```

e INTER +#15 IR =#8
e INTER +#20 PC =#6032
SIMULATION COMPLETED

! we executed the Halt Instruction

RUN TIME (18 usec units)=831678 RTM OPS EXECUTED=4535

>exit

I we finish the session

EXIT

and he has not to soors on terrors and it

at 16 & asks everyone Art. (As ONT an I

PS(5) 75 D.1 679 8 .

#### 2. Simulation Command Files: Benchmark Program

```
RADIX OCTAL
DECHO
ICFAF
        MACH11
                  V883F
                           5-JUL-76
                                              PAGE 1
                                      12:54
IBTSR1 M11
                                                                   .TITLE CFAF
                                                   88188
                                                   88288
                                                           ; Bit test, set, or reset subroutine
       2
       3
                                                   88388
                                                           ; CFR program F, CMU programmer 3 -
                                                           ; 8 June 1976
                                                   88488
                                                                   .GLOBL BTSR
       5
                                                   88580
                          888888
                                                           R8=26
       6
                                                   88688
       7
                          888086
                                                   88788
                                                           SP=26
                          888887
                                                           PC=27
                                                   88888
       8
                                                   88980
       9
                                                           ; I assume that bits are numbered fr
       18
                                                   81888
                                                   81188
                                                           ; of a word.
      11
      12
                                                   81288
      13
                                                   81388
                                                           ; Offsets of parameters from stack p
      14
                                                   81488
                                                                           ; we need to save 2
      15
                          888886
                                                   81588
                                                           SAVE=4
       16
                                                   81688
                                                           F=12+SAVE
      17
                          000016
                                                   01700
                                                                            ; function code
                                                                            ; relative bit numbe
                          888814
                                                   81888
                                                           N=18+SAVE
      18
       19
                          888812
                                                   81988
                                                           A1=6+SAVE
                                                                           ; address of bit str
                                                           RC=4+SAVE
                          888818
                                                                           ; address of return
      28
                                                   82888
                                                                            address of work ar
                          888886
                                                   82188
                                                           HORK=2+SAVE
      21
      22
                                                   82288
      23
                 000000'
                                                   82388
                                                           BTSR:
                 800000' 018846
                                                                   HOV
                                                                           R8,-(SP)
                                                   82488
      24
                 888082' 818146
      25
                                                   82588
                                                                   MOV
                                                                           R1,-(SP)
                 000004' 005076 000010
                                                                   CLR
                                                                           eRC (SP)
                                                                                            ; ze
      26
                                                   82688
      27
                 800010' 016800 000014
                                                   82788
                                                                   MOV
                                                                           N(SP),RB
                                                                                            ; ge
                 888814' 842788 177778
                                                                           #177778,RB
      28
                                                   82888
                                                                   BIC
                                                                                            ; th
                 888020' 812781 888001
      29
                                                   82988
                                                                   HOV
                                                                           #1,R1
      38
                 888024' 872108
                                                   83888
                                                                   ASH
                                                                           RO.R1
                                                                                            ; sh
                 888826' 816688 888814
                                                   03100
                                                                   HOV
                                                                           N(SP),RB
      31
                 880032' 872827 177775
      32
                                                   83288
                                                                   ASH
                                                                            #-3,R8
                                                                                             ; by
      33
                 888036' 866688 888812
                                                   83388
                                                                   ADD
                                                                            A1(SP),Re
                                                                                             ; th
      34
                 888842' 138118
                                                   03400
                                                                   BITB
                                                                            R1, eR8
                 888844' 881482
      35
                                                   83588
                                                                   REQ
                                                                           LI
       36
                  888846' 885276
                                                   83688
                                                                   INC
                                                                            eRC (SP)
                                                                                             ; th
                                  000010
                 888852* 822766
      37
                                  888882 888816
                                                   03708
                                                          L1:
                                                                   CHP
                                                                            #2,F (SP)
                                                                                             , se
                 888868' 881485
      38
                                                   83888
                                                                   BEQ
                                                                            SET
                  000062' 100001
      39
                                                   83988
                                                                   BPL
                                                                            QUIT
       48
                  888864' 148118
                                                   84888
                                                                   BICB
                                                                            R1,eR8
                                                                                             ; FC
                 888866' 812681
       41
                                                   84188
                                                           QUIT:
                                                                   MOV
                                                                            (SP)+,R1
                                                                                             ; ex
       42
                 888878' 812688
                                                   84288
                                                                   HOV
                                                                            (SP)+,R8
       43
                 888872' 888287
                                                   84388
                                                                   RTS
                                                                            PC
                  000074' 150110
                                                   84488
                                                                            R1,eR8
       44
                                                           SET:
                                                                   BISB
                                                                                             ; FC
                  888878* 888773
       45
                                                   84588
                                                                            QUIT
                                                                   BR
                          888881
                                                   84688
                                                                   .END
!CFAF
        MACH11
                  V883F
                         5-JUL-76
                                      12:54
                                              PAGE 1-1
IBTSR1 M11
```

```
IA1
        = 888812
                        BTSR
                                                       - 000016
                                 000000RG F
                                                                        LI
                                                                                888852R
                                -2888807
IN
        = 880814
                         PC
                                                 QUIT
                                                         888066R
                                                                        RC
                                                                                - 888818
        =2000000
!Re
                                                                        R3
                         R1
                                -2000001
                                                        -2000002
                                                                               -2000003
                                                 R2
        =2000004
IR4
                         R5
                                =2000005
                                                        -X888886
                                                                        R7
                                                                                -1000007
                                                 R6
!SAVE = 880004
                         SET
                                  888874R
                                                 SP
                                                        -2888888
                                                                        WORK - 888886
1.MACH. = 888883
                                - 888188R
        MACH11 V883F 5-JUL-76 12:54 PAGE 1-2
IBTSR1 M11
! ERRORS DETECTED: 0
! *btsrl,btsrl+btsrl
TOTAL # OF PST ACCESSES = 22
! TOTAL # OF 11/45 INSTRUCTIONS = 2
! RUN-TIME: 1 SECONDS
! CORE USED: 4K
                                 ! Here begin the simulation commands
                                 ! derived from the above listing
                                 ! relocation address = word 488 (octal) = byte 1888
SETVAL HH [488] -018846
SETVAL HH (481) -818146
SETVAL HH [482] +885876 888818
SETVAL MH [484] -016608 880814
SETVAL MH[486] -842788 177778
SETVAL HH[410]+012701 000001
SETVAL HH [412] +872188
SETVAL MH [413] +816688 888814
SETVAL HH (415) +072027 177775
SETVAL MH [417] +066600 000012
SETVAL HH [421] -130110
SETVAL HH [422] +881482
SETVAL HW (422)+001402
SETVAL HW (423)+005276 000010
SETVAL HW (425)+022766 000002 000016
SETVAL HW (433)+001405
SETVAL MH [430] +001405
SETVAL MH [431] +100001
SETVAL HH (432)+140110
SETVAL MH [433] +012601
SETVAL MH[434]+012600
SETVAL HH [435] +888287
SETVAL MH (436) +150110
SETVAL MH(436)+158118
SETVAL MH(437)+888773
ECHO
```

#### IV.III.3. Simulation Command Files: Driver Program

```
HERE COMES THE DRIVER (CALLS)
                                                               1 F
SETVAL MH [3888] +813746 885282
                                        MOV
                                                @$5282,-(SP)
SETVAL MH [3882] +813748 885284
                                                               . .
                                        MOV
                                                 @#5284, - (SP)
SETVAL HH [3884] +812746 884888 !
                                        MOV
                                                #4888, -(SP)
                                                                ; A1
                                                                ; RC
SETVAL NH [3886] +812746 885288
                                        HOV
                                                #5200, -(SP)
                                                                ; 4
SETVAL MH [3010] +012746 005206 !
                                        MOV
                                                #5288, - (SP)
SETVAL HH (3812) +884737 881888 1
                                                                ; BTSR
                                         JSR
                                                PC, 0/1000
SETVAL MH [3814] -888888
                                        HLT
SETVAL MH [2000] -123457 071234 167006 145670
                                                        BIT STRING
SETVAL MH [2500] +0
                                        RETURN CODE
                               1
SETVAL MH [2581] +2
SETVAL MH (2582) +25
SETVAL MH (2583) +8
                                        HORK AREA
SETVAL PC-6888
SETVAL SP-200
SETVAL A+8 ! RUNNING
SETCTA ALL 0,0 ! RESET COUNTERS
READ OPQ11.SIMIL410MB251
READ UU011.SIM [L410MB25]
TRACE IR, PC, R, MNIO
BREAK JSR, RTS
```

#### IV.III.5. Simulation Command Files: Opaqued Procedures

! PDP11 OPAQUED PROCEDURES DECHO OPAQUE CADC OPAQUE CADD OPAQUE CASH OPAQUE CASHB OPAQUE CASHBC OPAQUE CASHC1 OPAQUE CASHC2 OPAQUE CASHCB OPAQUE CASL OPAQUE CASLB OPAQUE CASR OPAQUE CBIC OPAQUE CBIS OPAQUE CBIT OPAQUE CCCO OPAQUE CCLR OPAQUE CCMP OPAQUE CCOM OPAQUE CEXOR OPAQUE CHOV OPAQUE CNASHC OPAQUE CNEG OPAQUE CROL OPAQUE CROLB OPAQUE CROR OPAQUE CRORB OPAQUE CSBC OPAQUE CSUB OPAQUE CSHAP OPAQUE CSXT OPAQUE CTST OPAQUE CVASH OPAQUE CVASHC OPAQUE CVASL OPAQUE CVASR OPAQUE CVROL OPAQUE CVROR OPAQUE CZASHC OPAQUE SETNCC OPAQUE SETVCC OPAQUE SETZCC OPAQUE SIGNEX OPAQUE CHHUL OPAQUE CZMUL OPAQUE CVHUL OPAQUE CCHUL OPAQUE CNDIV OPAQUE CZOIV OPAQUE CVDIV OPAQUE CCDIV

ECHO

#### IV. III.4. Simulation Command Files: Unimplemented Instructions

```
I UNIMPLEMENTED OPERATION BREAKS

DECHO

BREAK MFP ! MFPI,MFPD

BREAK MTP ! MTPI,MTPD

BREAK SPL

BREAK MUL

BREAK DIV

BREAK FPEXT ! CFCC,SETF,SETI,SETD,SETL
! CLRF,TSTF,ABSF,NEGF,CLRD,TSTD,ABSD,NEGD
! DFPS,STFPS,STST
! MULF,MODF,ADDF,LDF,SUBF,CMPF,STF,DIVF,STEXP,
! STCFI,STCFL,STCFD,LDEXP,LDCIF,LDCLF,LDCDF,
! MULD,MODD,ADDD,LDD,SUBD,CMPD,STD,DIVD,STEXP,
! STCDI,STCDL,STCDF,LDEXPD,LOCID,LDCLD,LDCDF

ECHO
```